
Pre-assignment Task


To prepare for this assignment enter the following code and run it on you FPGA board.

This is the VHDL model for a code detector as shown in the Figure. The keypad is used to unlock a door. Pressing the start button followed by the sequence red-blue-green-red unlocks the door, no other sequence can open the door. Assume the clock is slowed down and each pressing of a button is detected once. For example when red is pressed it is only detected as pressed for one clock cycle.



Assume no contact debounce.

This is the state diagram for the code detector:



```
19 -----
 20 library IEEE;
 21 use IEEE.STD LOGIC 1164.ALL;
 22
 23 entity CodeDetector is
        Port ( clk : in STD LOGIC;
 24
               reset : in STD LOGIC;
 25
               r : in STD LOGIC;
 26
               g : in STD LOGIC;
 27
               b : in STD LOGIC;
 28
               lock : out STD LOGIC;
 29
               d: out STD LOGIC);
 30
 31 end CodeDetector;
 32
 33 architecture Behavioral of CodeDetector is
 34 type statetype is (idle, redl, green, blue, red2);
 35 signal state: statetype;
 36 begin
    ----state register
 37
      process(clk, reset, r, g, b) begin
 38
      if (reset ='0') then state <= idle;
 39
 40
      elsif rising edge(clk) then
      case (state) is
 41
          when idle =>
 42
 43
             if (r='0') then state <=red1;
 44
             end if:
 45
          when red1 =>
             if (b='0') then state <= blue;
 46
             elsif(r='0') then state<= redl;
 47
             elsif(g='0') then state <= idle;</pre>
 48
 49
             end if:
          when blue =>
 50
             if (g='0') then state <= green;
 51
             elsif(b='0') then state<= blue;
 52
             elsif(r='0') then state <= idle;
 53
              end if;
 54
 55
          when green =>
             if (r='0') then state <= red2;
 56
             elsif(g='0') then state<= green;
 57
             elsif(b='0') then state <= idle;
 58
 59
              end if;
          when red2 =>
 60
 61
             state <= red2;
 62
          when others =>
             state <= idle;
 63
       end case;
 64
      end if:
 65
       end process;
 66
     ----Output logic
 67
       lock <= '1' when state = red2 else '0'; --One LED used to show locked
 68
 69
       d <= '1' when state = idle else '0'; -- one LED used to show unlocked
70
 71 end Behavioral;
```

User Constraint file

```
1 ###Clock
        NET "clk" LOC = P129 | IOSTANDARD = LVTTL | PERIOD = 12 MHz;
 3
 4 #########output LED
       NET "lock" LOC = P46 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
 5
        NET "d" LOC = P50 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
 6
 8
9 ##########Input push buttons
10
       NET "reset" LOC = P80 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
11
        NET "r" LOC = P79 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
NET "b" LOC = P78 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
NET "g" LOC = P77 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
12
13
14
```

Points possible: 8 points


Grading Criteria:

Exercise 1 - Submit a screen shot of the **state diagram** and your **VHDL code** and also a short video of the program running on your FPGA board. The video must show student face the code on the computer and on the FPGA board. You will receive 5 points if your solution is complete and correct. Otherwise you can receive partial credit.

Exercise 2 – Scan your solution, or take pictures of your solution and submit on canvas. You will receive 3 points if your solution is complete and correct. Otherwise you can receive partial credit.

Write the following program to be executed on the FPGA board.

1. Write a VHDL model for a code detector as shown in the Figure. The keypad is used to unlock a door. Pressing the start button followed by the sequence red-green-red-blue unlocks the door, no other sequence can open the door. Assume the clock is slowed down and each pressing of a button is detected once. For example when red is pressed it is only detected as pressed for one clock cycle.



Key Pad

1. Four lights are connected to a decoder. Design a controller that will blink the lights in the following order: 0, 2, 1, 3, 0, 2, the controller output is the binary code for the light number. For example for turning on light 0, s1= 0, s0 = 0. To turn on light 2, s1 = 1, s0 = 0. Start from a state diagram, draw the state table, minimize the logic, and draw final logic circuit at gate level.

