
in
128
64
M64
32
16
8
M8
4
2
1
128
out
64
32
16
8
4
2
deep path
x
LN
in_proj
dw-conv
3×3, SiLU
4-direction scan
removed in
M64-loc
norm
gate
out_proj
zero-init
y
z
SiLU
SS2D