# PROJECT USE CASE SCENARIOS #4 - FPGA BASED ML EDGE

Names of Team Members, Team Member Role, UCI email addresses:

1. Vishwanath Singh (vishws1@uci.edu), Manish Sudumbreaker (msudumbr@uci.edu)

#### UPDATED VISUAL REPRESENTATION OF PROJECT

Include your updated visual from the initial project proposal here (should be your own interpretation of the prototype). At this point, no more hand-drawn images. No AI Generated images.


# Overall Workflow of the project using FPGA for lane detection




#### UPDATED USE CASE SCENARIOS

Show more details (break down flowchart boxes, tasks, etc. into manageable chunks that can be completed in days – not weeks/months)

# Flowchart of running a model on the Kria KV260 board(Our FPGA Board)



### Understanding what exactly happens in Vitis AI software:



- We have completed working on the machine learning model for our FPGA.
- FPGA setup finished early spring quarter.

Which ones were not completed? How will you adjust accordingly during the next 2 weeks?

- Unable to program accelerator on Xilinx Kria kv260 yet. Still working on it.
- Program the accelerator as early as possible and optimize it for the ML algorithm that we have.
- Test the prototype using a dashcam in a car, around UCI Campus

# ADDITIONAL COMMENTS / CONCERNS

If there are comments/concerns you'd like to discuss with your advisor or the instructional team, state them here for reference.

- Working on optimizing the 3 models to run on Xilinx kria kv260.
- Tweaking of accelerator parameters.
- Running model on GPU for comparison, since Lane detection in cars is done using GPU.
- After testing and successful completion of model running on Kria, we move to make it real time and compare between GPU and FPGA.