

EBAZ4205 ZYNQ 7Z010 bare metal program NAND curing JTAG debugging method

EBAZ4205 is ebit's control board, the price is cheap. EBAZ4205 uses XILINX XC7Z010-1CLG400I soc which contains two hard core ARM A9 and ARTIX-7 logic. The board has a 128M x 16 bit DDR3 CLK800Mhz, a 128M byte NAND FLASH, PS 33.333Mhz osc, MII PHY, two LEDs, and three headers that are connected to the PL. Two buttons, SDIO, NAND, UART, etc. are connected to the PS. Note that the PHY is connected to the FPGA. The board power supply uses 12v. By default, the board is connected to power from three headers. There is no soldering diode on the J4 row seat. You can use J4 to supply power after a short circuit. The board also needs to be soldered on the UART JTAG header. Don't use SD card and PHY for now.

Schematic and PCB: <https://github.com/Elrori/EBAZ4205>

If you use PHY, refer to: <https://hhuysqt.github.io/zynq1/> . In step 4, establish the EMIO of the PHY, and lead the IO, and then constrain it.


The ZYNQ SOC startup process is based on ARM. After power-on, the hardware reads the PS IO port to determine whether to start from NAND, QSPI-FLASH, SD Card or JTAG. The board is booted from NAND by default. For software debugging and downloading NAND, it must be booted from JTAG.

0. Prepare the board, connect UART, XILINX JTAG


1. Connect the end of resistor R2578 close to NAND to ground before powering up, and then connect the power supply to start from JTAG.



2. Create a new vivado project of the device, create a schematic (IP Integrator, Create Block Design), click "+" to search for zynq7 processing system to add, remove AXI:



3. Peripheral IO settings use NAND UART1 (default baud rate 115200), according to the following figure:



4. MIO configuration, default: (If you use PHY, you need to check ENET0, and use EMIO to export from PL, see [githubio](#))

The screenshot shows the 'MIO Configuration' window. On the left is a 'Page Navigator' with options: Zynq Block Design, PS-PL Configuration, Peripheral I/O Pins, MIO Configuration (selected), Clock Configuration, DDR Configuration, SMC Timing Calculation, and Interrupts. The main area is titled 'MIO Configuration' and has two dropdowns for 'Bank 0 I/O Voltage' and 'Bank 1 I/O Voltage', both set to 'LVCMOS 3.3V'. Below these are search and navigation icons. A search bar contains 'Q-'. A table lists peripheral configurations:

Peripheral	IO	Signal	IO Type	Speed	Pullup	Direction	Polarity
<input checked="" type="checkbox"/> NAND Flash	MIO 0 2.. 14						
<input type="checkbox"/> data[15:8]							
NAND Flash	MIO 0	cs	LVCMOS 3.3V	slow	enabled	out	
NAND Flash	MIO 2	ale	LVCMOS 3.3V	slow	disabled	out	
NAND Flash	MIO 3	we_b	LVCMOS 3.3V	slow	disabled	out	
NAND Flash	MIO 4	data[2]	LVCMOS 3.3V	slow	disabled	inout	
NAND Flash	MIO 5	data[0]	LVCMOS 3.3V	slow	disabled	inout	
NAND Flash	MIO 6	data[1]	LVCMOS 3.3V	slow	disabled	inout	
NAND Flash	MIO 7	cle	LVCMOS 3.3V	slow	disabled	out	
NAND Flash	MIO 8	re_b	LVCMOS 3.3V	slow	disabled	out	
NAND Flash	MIO 9	data[4]	LVCMOS 3.3V	slow	enabled	inout	
NAND Flash	MIO 10	data[5]	LVCMOS 3.3V	slow	enabled	inout	
NAND Flash	MIO 11	data[6]	LVCMOS 3.3V	slow	enabled	inout	
NAND Flash	MIO 12	data[7]	LVCMOS 3.3V	slow	enabled	inout	
NAND Flash	MIO 13	data[3]	LVCMOS 3.3V	slow	enabled	inout	
NAND Flash	MIO 14	busy	LVCMOS 3.3V	slow	enabled	in	

Below the table are expandable sections: I/O Peripherals, Application Processor Unit, and Programmable Logic Test and Debug.

5. Clock configuration, use FCLK_CLK0 for PS to PL clock, according to the following figure:

The screenshot shows the 'Clock Configuration' window. On the left is a 'Page Navigator' with options: Zynq Block Design, PS-PL Configuration, Peripheral I/O Pins, MIO Configuration, Clock Configuration (selected), DDR Configuration, SMC Timing Calculation, and Interrupts. The main area is titled 'Clock Configuration' and has two tabs: 'Basic Clocking' (selected) and 'Advanced Clocking'. Below the tabs are input fields for 'Input Frequency (MHz)' (33.333333) and 'CPU Clock Ratio' (6.2:1). Below these are search and navigation icons. A search bar contains 'Q-'. A table lists clock configurations:

Component	Clock Source	Requested Frequ...	Actual Frequency(...)	Range(MHz)
> Processor/Memory Clocks				
> IO Peripheral Clocks				
> PL Fabric Clocks				
<input checked="" type="checkbox"/> FCLK_CLK0	IO PLL	50	50.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000
> System Debug Clocks				
> Timers				

6. DDR3 configuration, DDR3 uses Micron 128M16 instead, the effective data width is 16bits (single DDR3), the data line PCB delay is set to 0.106, according to the following figure:

DDR Configuration

☒ Enable DDR

Search: Q-

Name	Select	Description
DDR Controller Configuration		
Memory Type	DDR 3	Type of memory interface. Refer to UG585 Zynq Technical Reference ...
Memory Part	MT41K128M16 JT-125	Memory component part number. For unlisted parts choose "Custom..."
Effective DRAM Bus Width	16 Bit	Data width of DDR interface, not including ECC data width. Refer to U...
ECC	Disabled	Enables error correction code support. ECC is supported only for an ...
Burst Length	8	Minimum number of data beats the controller should use when com...
DDR	533.333333	Memory clock frequency. The allowed freq range is (200.000000 : 53...
Internal Vref	<input type="checkbox"/>	Enables internal voltage reference source. Disable to use external Vr...
Junction Temperature (C)	Normal (0-85)	Intended operating temperature range. Controls the DDR refresh inte...
Memory Part Configuration		
Training/Board Details	User Input	
DRAM Training		
DQS to Clock Delay (ns)		
Board Delay (ns)		
DQ[7:0]	0.106	Board delay [0] (ns). The midrange of data (DDR_DQ, DDR_DM) trac...
DQ[15:8]	0.106	Board delay [1] (ns). The midrange of data (DDR_DQ, DDR_DM) trac...
DQ[23:16]	0.106	Board delay [2] (ns). The midrange of data (DDR_DQ, DDR_DM) trac...
DQ[31:24]	0.106	Board delay [3] (ns). The midrange of data (DDR_DQ, DDR_DM) trac...
Additive Latency (cycles)	0	Additive Latency (cycles). Increases the efficiency of the command an...
Enable Advanced options	<input type="checkbox"/>	Enable Advanced DDR QoS settings


7. SMC timing, NAND timing according to the following figure:

SMC Timing Calculation


Search: Q-

	CS0 (ns)	CS0 C...	Description
Nand Cycle Parameters			
T_RC	30	3	Read cycle time, refer to SET_CYCLES register.
T_WC	30	3	Write cycle time, refer to SET_CYCLES register.
T_REA	5	1	RE assertion delay, refer to SET_CYCLES register.
T_WP	15	2	WE deassertion delay, refer to SET_CYCLES register.
T_CLR	15	2	Page cycle time, refer to SET_CYCLES register. Status read time for NAND chip ...
T_AR	15	2	ID read time, refer to SET_CYCLES register.
T_RR	25	3	BUSY to RE, refer to SET_CYCLES register.
NOR Cycle Parameters			Enable NOR chip select to configure timing parameters of NOR.
SRAM Cycle Parameters			Enable SRAM chip select to configure timing parameters of SRAM.

8. Click OK, right-click the schematic zynq7 and click create ports, and then check the availability. Right-click the design in the source to create the package and output, according to the following figure:



9. Create top_pl.v at the top of verilog for lighting. The design includes the following:



Source File Properties

design_1.bd

☒ Enabled

Location: G:/MIVADO_WORK_SPACE/zynq_test_4205/pr

Type: Block Designs

Part: xc7z010clg400-1

Size: 26.6 KB

```

21
22
23 module top_pl
24 (
25     output reg led_r=1'b1,
26     output reg led_g
27 );
28 wire clk,rst_n;
29 design_1_wrapper design_1_wrapper_0// ARM
30 (
31     .FCLK_CLK0(clk),
32     .FCLK_RESET0_N(rst_n)
33 );
34 reg [31:0]cnt0;
35 always@(posedge clk)begin
36     if(cnt0 == 32'd50_000_000 - 1)begin
37         cnt0 <= 'd0;
38         led_r <= ~led_r;
39         led_g <= ~led_g;
40     end else begin
41         cnt0 <= cnt0 + 1'd1;
42     end
43 end
44 endmodule
45

```

Pin constraints, xdc file content: (see [githubio](#) for PHY pins)

```
set_property PACKAGE_PIN W13 [get_ports {led_r}]
```


```
set_property PACKAGE_PIN W14 [get_ports {led_g}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {led_r}]
```



```
set_property IOSTANDARD LVCMOS33 [get_ports {led_g}]
```

10. generate bitstream to generate .bit files

11. file->export hardware, tick the .bit file:






12. File->launch SDK, create the following in the SDK, then set the project name fsbl, click next to select the FSBL template



13. In the same way, create a new project named app in the SDK and use the hello world template. The bare metal program is in this project, and the fsbl project is used to initialize ddr and so on. Save and compile two elf, namely app.elf fsbl.elf

14. Make BOOT.bin for curing to NAND. BOOT.bin consists of three files: fsbl.elf top_pl.bit app.elf.




Create Boot Image
×

Create Boot Image

⚠ BIF file already exists at the specified path and will be overwritten with the modified contents. Use 'Preview Bif Changes' button to view the changes in bif contents before overwriting.

Architecture: Zynq

☒ Create new BIF file
 ☐ Import from existing BIF file

Basic

Security

Output BIF file path: G:\VIVADO_WORK_SPACE\zynq_test_4205\project_1.sdk\output.bif Browse...

UDF data: Browse...

☐ Split

Output format: BIN

Output path: G:\VIVADO_WORK_SPACE\zynq_test_4205\project_1.sdk\BOOT.bin Browse...

Boot image partitions



File path	Encrypted	
(bootloader) G:\VIVADO_WORK_SPACE\zynq_test_4205\project_1.sdk\fsbl\Debug\fsbl.elf	none	<div>Add</div> <div>Delete</div> <div>Edit</div> <div>Up</div> <div>Down</div>
G:\VIVADO_WORK_SPACE\zynq_test_4205\project_1.sdk\top_pl_hw_platform_0\top_pl.bit	none	
G:\VIVADO_WORK_SPACE\zynq_test_4205\project_1.sdk\app\Debug\app.elf	none	

?
Preview BIF Changes
Create Image
Cancel

Add top_pl.bit and app.elf in the same way, select the data file for the partition type, be sure to follow the order.

Click Create Mirror to finish generating BOOT.bin

15. Download BOOT.bin to NAND and set according to the following figure:



16. After power-off, you can see the last line of printout Hello World, indicating that the bare metal program has run successfully, and the LED flashes alternately, indicating that the FPGA configuration is complete. If you need to debug and power on the software, you must do it once in step 1, and then directly debug the app project. Note that ps initialization is selected in the debug option.