EBAZ4205 ZYNQ 7Z010 bare metal program NAND curing JTAG debugging method

EBAZ4205 is ebit's control board, the price is cheap. EBAZ4205 uses XILINX XC7Z010-1CLG400I soc which contains two hard core ARM A9 and ARTIX-7 logic. The board has a 128M x 16 bit DDR3 CLK800Mhz, a 128M byte NAND FLASH, PS 33.333Mhz osc, MII PHY, two LEDs, and three headers that are connected to the PL. Two buttons, SDIO, NAND, UART, etc. are connected to the PS. Note that the PHY is connected to the FPGA. The board power supply uses 12v. By default, the board is connected to power from three headers. There is no soldering diode on the J4 row seat. You can use J4 to supply power after a short circuit. The board also needs to be soldered on the UART JTAG header. Don't use SD card and PHY for now.


Schematic and PCB: https://github.com/Elrori/EBAZ4205

If you use PHY, refer to: https://hhuysqt.github.io/zynq1/ . In step 4, establish the EMIO of the PHY, and lead the IO, and then constrain it.


The ZYNQ SOC startup process is based on ARM. After power-on, the hardware reads the PS IO port to determine whether to start from NAND, QSPI-FLASH, SD Card or JTAG. The board is booted from NAND by default. For software debugging and downloading NAND, it must be booted from JTAG.

0. Prepare the board, connect UART, XILINX JTAG


1. Connect the end of resistor R2578 close to NAND to ground before powering up, and then connect the power supply to start from JTAG.




2. Create a new vivado project of the device, create a schematic (IP Integrator, Create Block Design), click "+" to search for zynq7 processing system to add, remove AXI:




3. Peripheral IO settings use NAND UART1 (default baud rate 115200), according to the following figure:




4. MIO configuration, default: (If you use PHY, you need to check ENET0, and use EMIO to export from PL, see githubio)




5. Clock configuration, use FCLK_CLK0 for PS to PL clock, according to the following figure:




6. DDR3 configuration, DDR3 uses Micron 128M16 instead, the effective data width is 16bits (single DDR3), the data line PCB delay is set to 0.106, according to the following figure:




7. SMC timing, NAND timing according to the following figure:



8. Click OK, right-click the schematic zynq7 and click create ports, and then check the availability. Right-click the design in the source to create the package and output, according to the following figure:



9. Create top_pl.v at the top of verilog for lighting. The design includes the following:



Pin constraints, xdc file content: (see githubio for PHY pins)


```
set_property PACKAGE_PIN W13 [get_ports {led_r}]

set_property PACKAGE_PIN W14 [get_ports {led_g}]


set_property IOSTANDARD LVCMOS33 [get_ports {led_r}]


set_property IOSTANDARD LVCMOS33 [get_ports {led_g}]
```

- 10. generate bitstream to generate .bit files
- 11. file->export hardware, tick the .bit file:





12. File->launch SDK, create the following in the SDK, then set the project name fsbl, click next to select the FSBL template






- 13. In the same way, create a new project named app in the SDK and use the hello world template. The bare metal program is in this project, and the fsbl project is used to initialize ddr and so on. Save and compile two elf, namely app.elf fsbl.elf
- 14. Make BOOT.bin for curing to NAND. BOOT.bin consists of three files: fsbl.elf top_pl.bit app.elf.








Add top_pl.bit and app.elf in the same way, select the data file for the partition type, be sure to follow the order.

Click Create Mirror to finish generating BOOT.bin

15. Download BOOT.bin to NAND and set according to the following figure:





16. After power-off, you can see the last line of printout Hello World, indicating that the bare metal program has run successfully, and the LED flashes alternately, indicating that the FPGA configuration is complete. If you need to debug and power on the software, you must do it once in step 1, and then directly debug the app project. Note that ps initialization is selected in the debug option.