TextUtilPkg Package User Guide

User Guide for Release 2020.01

Ву

Jim Lewis

SynthWorks VHDL Training

Jim@SynthWorks.com

http://www.SynthWorks.com

Table of Contents

1		TextUtilPkg Overview	. 3
2		Character Tests	
3		Text Case Conversions	
4		Read Utilities	
	4.1	Skip White Space	
	4.2	EmptyOrCommentLine	
	4.3	ReadHexToken	
	4.4	ReadBinaryToken	
5		Compiling TextUtilPkg and Friends	
6		About TextUtilPkg	
7		Future Work	
8		About the Author - Jim Lewis	

1 TextUtilPkg Overview

TextUtilPkg provides basic string handling and reading utilities.

2 Character Tests

TextUtilPkg provides the following character test functions:

```
function IsUpper (constant Char : character ) return boolean ;
function IsLower (constant Char : character ) return boolean ;
function ishex (constant Char : character ) return boolean ;
function isstd_logic (constant Char : character ) return boolean ;
```

3 Text Case Conversions

TextUtilPkg provides the following text conversion test functions:

```
function to_lower (constant Char : character ) return character ;
function to_lower (constant Str : string ) return string ;
function to_upper (constant Char : character ) return character ;
function to_upper (constant Str : string ) return string ;
```

4 Read Utilities

4.1 Skip White Space

SkipWhiteSpace skips over whitespace in a line.

```
procedure SkipWhiteSpace (
  variable L : InOut line ;
  variable Empty : out boolean
) ;
procedure SkipWhiteSpace (variable L : InOut line) ;
```

4.2 EmptyOrCommentLine

EmptyOrCommentLine indicates whether a line is empty or whether the read process is currently in the middle of a multiple line comment.

```
procedure EmptyOrCommentLine (
  variable L : InOut line;
  variable Empty : InOut boolean;
  variable MultiLineComment : inout boolean
);
```

4.3 ReadHexToken

ReadHexToken reads hex values upto Result'length. Less is OK. Does not skip white space.

```
procedure ReadHexToken (
    variable L : InOut line;
    variable Result : Out    std_logic_vector;

Copyright © 2016 -2020 by SynthWorks Design Inc. All rights reserved.
Verbatim copies of this document may be used and distributed without restriction.
```

```
variable StrLen : Out integer
);
```

4.4 ReadBinaryToken

ReadBinaryToken reads binary values upto Result'length. Less is OK. Does not skip white space.

```
procedure ReadBinaryToken (
  variable L : InOut line;
  variable Result : Out std_logic_vector;
  variable StrLen : Out integer
);
```

5 Compiling TextUtilPkg and Friends

See OSVVM_release_notes.pdf for the current compilation directions. Rather than referencing individual packages, we recommend using the context declaration:

```
library OSVVM ;
  context osvvm.OsvvmContext ;
```

6 About TextUtilPkg

TextUtilPkg was developed and is maintained by Jim Lewis of SynthWorks VHDL Training. Prior to its release to OSVVM it was used in SynthWorks' VHDL classes.

Please support our effort in supporting the OSVVM library of packages by purchasing your VHDL training from SynthWorks.

TextUtilPkg is released under the Apache open source license. It is free (both to download and use - there are no license fees). You can download it from osvvm.org or from our development area on GitHub (https://github.com/OSVVM/OSVVM).

If you add features to the package, please donate them back under the same license as candidates to be added to the standard version of the package. If you need features, be sure to contact us. I blog about the packages at http://www.synthworks.com/blog. We also support the OSVVM user community and blogs through http://www.osvvm.org.

Find any innovative usage for the package? Let us know, you can blog about it at osvvm.org.

7 Future Work

TextUtilPkg.vhd is a work in progress and will be updated from time to time.

Caution, undocumented items are experimental and may be removed in a future version.

8 About the Author - Jim Lewis

Jim Lewis, the founder of SynthWorks, has thirty plus years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr Lewis has done ASIC and FPGA design, custom model development, and consulting.

Mr. Lewis is chair of the IEEE 1076 VHDL Working Group (VASG) and is the primary developer of the Open Source VHDL Verification Methodology (OSVVM.org) packages. Neither of these activities generate revenue. Please support our volunteer efforts by buying your VHDL training from SynthWorks.

If you find bugs these packages or would like to request enhancements, you can reach me at jim@synthworks.com.