

# New L J Institute of Engineering and Technology, Bodakdev Branch: CSE (AIML)/ IT


Semester: III (D to D)
Subject: Digital Fundamentals (3130704)


Explain how NAND and NOR gates can be utilized as universal gates to implement all the basic gates <u>OR</u> Explain NAND and NOR as universal gates.

|      | NAND and NOR gates are universal secause; we can derive everyone they rouve gate from these two only ( NA NOB and NOR separated) |
|------|--|
| dr   | Universality a NAND gates:   |
| 1.23 | NAND A TY=A-B  |
|      | * # # # # # # # # # # # # # # # # # # #  |
| 0    | HOT gate Using NAND: Inverter  |
|      | Y= A   |
|      | A-A  |
| 2    | AND Jate Using NAND:   |
|      | B DAB DAG  |
| 3    | OR gate using NAND:  |
|      | Use Dc- Horgan's theosem.  |
|      | A+B=A+B=A.B  |











## 2 State and Prove D'Morgan Theorem using truth-tables.

|    | 100                   | MOF          | agn s  | theor              | ems:      |          |                       |   |         |
|----|-----------------------|--------------|--------|--------------------|-----------|----------|-----------------------|---|---------|
|    | -                     |              |        | 1.120              |           | The      | Con                   | plem  | qual 1  |
|    | Theo                  | rem          | 1: 7   | B = 1              | A + B     | Su       | m as                  | the   | Cotnak  |
|    |                       | _            |        | -                  | (Marine)  |          |                       | -   | County  |
|    |                       | -            | +X A - | -                  | A-B       | _ ^_     | -0                    | 1   | A+B     |
|    | 5                     | 11           | 2 8-   | -1-                |           |          |                       | 7   |         |
|    |                       | - ( )        | CATA   | GNAL               | 1 = 2     | 8_       | -2                    | B   | Lbled L |
|    |                       |              | =      |                    |           | 1.15     |                       |   |         |
|    | Proo                  | P :          |        |                    | EN :      | A -      | 1177                  |   |         |
|    |                       |              | 0      |                    |           | _        | _                     | -   |         |
|    | A                     | B            |        | A B                | - A.      | В        | A                     | 8   |         |
|    | 0                     | 0            | 0      | 1 .                | - 1       | 1        |                       | 1   |         |
|    | 0                     | 1 =          | -      | *                  | 11.0      | 0        | 113                   | 1   |         |
|    | 3                     |              | 0      |                    | 0         | 0        | - 0                   | ~   |         |
|    | 1                     | - 1          | 1      | 0                  | 0         | 0        |                       | 0   |         |
|    |                       |              |        | 0                  |           |          |                       | ~   |         |
|    |                       |              |        | 1                  |           |          | 477.                  | _   |         |
|    |                       |              |        |                    |           |          |                       |   |         |
|    | He                    | nce          | proove | ' <sup>2</sup> А   | ·B =      |          | -                     | ptem  | ente    |
| 2) |                       |              |        |                    |           | The      | m is                  | اوم   | at 10   |
| 2) | The                   |              | 2: A   | +8 =               | A.B       | The      | com<br>m is<br>pro    | 29 tente  | at 10   |
| 2) |                       |              |        |                    |           | The      | m is                  | 29 tente  | at 10   |
| 2) | The                   |              | 2: A   | +8 =               | A · B     | The su   | com<br>m is<br>pro    | 200 × 100 × | at 10   |
| 2) | The                   |              | ) 2: A | +8 =               | A · B     | The      | com<br>m is<br>pro    | 200 × 100 × | at 10   |
|    | The                   | cosem        | ) 2: A | +8 =               | A · B     | The su   | com<br>m is<br>pro    | 200 × 100 × | at 10   |
|    | The                   | cosem        | 7 2: A | +8 =               | A · B     | The su   | com<br>m is<br>pro    | 200 × 100 × | at 10   |
|    | The                   | 203em        | 7 2: A | +8 =               | A·B       | The sur  | Commis pro            | 200 × 100 × | at 10   |
|    | The B=                | 03em         | 7 2: A | + B = A-<br>B =    | A · B     | The sur  | com<br>m is<br>pro    | 200 × 100 × | at 10   |
|    | The B=                | NO!          | 2: A   | + B = A-<br>B=     | A·B<br>Bu | bbles    | A.I                   | 200 × 100 × | at 10   |
|    | The B = A D O         | NOI<br>roof: | A+ B   | + B = A-<br>B=     | A · B     | Lib lend | A . I                 | 891<br>2 (67)<br>3 -  | UBI TO  |
|    | The B=                | NO!          | A+ B   | +B = A-B           | A B       | bblee    | A - 1<br>A - 1<br>O O | 200 × 100 × | at 10   |
|    | The B = A D O         | NOI<br>roof: | A+ B   | +B = A-B = 0       | A B       | Lib lend | A. I                  | 891<br>2 (67)<br>3 -  | at 10   |
|    | The B = A D O         | NOI<br>roof: | A+ B   | +B = A-B = 1       | A.B       | bblee    | A - 1<br>A - 1<br>O O | 891<br>2 (67)<br>3 -  | at 10   |
|    | The B = A P A O O 1 1 | NO1 1        | A+ B   | +B = A-B = 1 0 0 0 | A·B<br>Bu | bbles d  | A. I                  | 891<br>2 (67)<br>3 -  | at 10   |


### **3** Convert the following numbers:

- (i)  $(52)_{10} = ()_2$
- (ii)  $(436)_8 = ()_{16}$
- (iii)  $(5C7)_{16} = ()_{10}$
- (iv)  $(11011.101)_2 = ()_{10}$
- (v)  $(11111)_2 = (?)_{Gray}$





#### 4 Construct Hamming code for BCD 0110. Use even parity.



### 5 Convert 1000 0110 (BCD) to decimal, binary & octal.

Convenien of 
$$(86)_{10}$$
 to  $8inary$ 

$$\frac{2 \mid 86}{2 \mid 43 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1}$$

$$\frac{2 \mid 10 \mid 1}{2 \mid 5 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1}$$

$$\frac{2 \mid 5 \mid 0}{2 \mid 2 \mid 1 \mid 1}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 1}{2 \mid 10 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1 \mid 0}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1}{2 \mid 1 \mid 0}$$

$$\frac{2 \mid 21 \mid 10 \mid 1}{2 \mid 1 \mid 0}$$

6 Convert F(A, B, C) = BC + A into standard minterm form.

F(A,B,C)=BC+A
$$= (A+\overline{A})BC + A(B+\overline{B})(C+\overline{C})$$


$$= ABC+\overline{A}BC+(AB+A\overline{B})C(C+\overline{C})$$

$$= ABC+\overline{A}BC+(AB+A\overline{B})C(C+\overline{C})$$


$$= ABC+\overline{A}BC+ABC+ABC+ABC$$

$$= ABC+\overline{A}BC+\overline{A}BC+\overline{A}BC+\overline{A}BC$$


7 Minimize the following logic function using K-map:  $F(A,B,C,D) = \Sigma m(1,3,5,8,9,11,15) + d(2,13)$ 



8 Using K-map find the Boolean function and its complement for the following:  $F(A,B,C,D) = \sum (1,2,3,4,6,8,9,10,11,12,14)$ 




# 9 Minimize the logic function $F(A,B,C,D) = \pi M (1, 2, 3, 8, 9, 10, 11, 14) \cdot d (7, 15)$ Use Karnaugh map.



Simplify following Boolean function by using the tabulation method  $F = \Sigma(0,1,3,7,8,9,11,15)$ .


|      |       | D) = Em (0, 1, 8, 7 | , 8, 9, 11, 15)  |  |  |
|------|-------|---------------------|------------------|--|--|
|      | 0     | 0000                | No of 1's        |  |  |
| J. N |       | 0001                | 0                |  |  |
|      | 3     | 0011                |                  |  |  |
| -    | 7     | 0111                | 2                |  |  |
|      | 8     | 1000                | 3 .              |  |  |
| 1    | 9 -   | 1001                | Capital La       |  |  |
| 1    |       | 1011                | 2                |  |  |
| 1    | 5     | 1111                | 3                |  |  |
|      |       |                     | 4                |  |  |
| 0    | m;    | Make group by       | LUNDTING NO at 1 |  |  |
| 0    | mo    | 0 0 0 0             | - V              |  |  |
| 1    | -     | - 1                 | -110% III        |  |  |
|      | Ju. 1 | 0 0 0 1             | ~ 1              |  |  |
|      | un 8  | 1000                | V No             |  |  |
| 3    | ma    | 0 0 1 1             | PI               |  |  |
|      | mq    |                     | in tu            |  |  |
|      | 1     | 01 0 0 1            | - tobie          |  |  |
| 3    | ma    | 0 1 1 1             | ~                |  |  |
| 13   | m11-  | 1011                | ~                |  |  |
| 1    |       | 0 - 1               | 44.00            |  |  |
| 4    | mer   |                     | V                |  |  |
| 46   | ~ 0.  | - TO 197 (4)        | Mary 100 The     |  |  |
| 5.7  |       | compare odjacent    | groups and       |  |  |
| STE  |       | find I bit Change   |                  |  |  |
| STE  |       |                     |                  |  |  |
| STE  |       | Nork Changed bit    |                  |  |  |

|   |        | 0.000                          |     |      |      |      |       |     | 1    |
|---|--------|--------------------------------|-----|------|------|------|-------|-----|------|
|   | Orani  | Pair of                        | A   | 8    | c    | D    | 16    | 1   |      |
| Ī | grow   |                                | -   | 3 4  | . 19 |      |       |     |      |
|   | 0      | mom,                           | 0   | 0    | 0    | -    | 1     | 1   |      |
|   | 1      | mo-me                          | -   | 00   | 0    | 0    | -     |     | -    |
| _ | 4      | m <sub>1</sub> -m <sub>3</sub> | 0   | 0    | -    | 1    | v     |     | N    |
|   | 1      | m,-mg                          | _   | 0    | 0    | 1    | V     | -   |      |
| i | 2      | mg-mg                          | 1   | 0    | 0    | -    | ~     |     | 1    |
| Ī | 1.8    |                                |     | 1 0  | 1    |      | 11    |     | i    |
| Ī | 2      | mg-ma                          | 0   |      | 1    | 1    | ~     |     | 14   |
|   |        | ma-m11                         | -   | 0    | 1    | 1    |       |     | -    |
|   | 222.00 | mg-mil                         | -he | 0    | 1+1  | 1    | ~     | 910 | +    |
|   |        |                                |     | 1    | 1    | 1    | ~     | -   |      |
| + | 3      | m7 -m15                        | -   |      | 1    | 1    | V     | 0   | 1    |
| + | -      | m11-m15                        | - 0 | -35_ | 01   | ,44  |       | 1   |      |
|   | group  | quad                           | 0   | 0    | 1    | 400  |       |     | 1    |
| I | 9 1    | quod<br>of mi                  | A   | В    | C    |      | 5     |     |      |
| 1 |        |                                |     | 2 4  |      | -    | di co | E   | -    |
| ļ | 0      | mo-m,-m8-m9                    | -   | 0    | 0    |      |       | P   | 1    |
| ŀ |        | mo-mg-m,-mg                    | -   | 0    | 0    | 1000 | -     |     | +    |
| - | 1      | 9m1-m3-m9-m11                  | -   | - 0  | 0    |      | 1     | 85  | -    |
|   |        | m1-mq-m3-m11                   | -   | 0    | -    | 4    | 1     | No. | 10-4 |
| , | -      |                                |     |      | -    |      | -     | 63  |      |
| 2 |        | ma - m11-m4 - mIE              |     | -    | 1    | -    | 3     | Y.  | -    |



# 11 What is meant by decoder? Explain 3-to-8 line decoder with diagram and truth table.


|                       | _                                |   |  |                 |                  |                                       |             |           |              |  |  |
|-----------------------|----------------------------------|---|--|-----------------|------------------|---------------------------------------|-------------|-----------|--------------|--|--|
| *                     | De                               | code                                    | × : -  |                 |                  |                                       |             |           |              |  |  |
| 0                     | De                               | coder                                   | etr  | rhes            |                  | 0                                     |             | 50        | 00           | marc.                                  | tes upto   |
|                       | 440                              |   | tute   | 115             | 71)              | Trapa                                 | (13         | 4         | Je           | rierce                                 |  |
| 6                     | De                               | code                                    | r (  | does            | re               | vers                                  | e .         | opei      | re tre       | na                                     | encoder  |
|                       |                                  | 100000000000000000000000000000000000000 | ic Ar  | - Non-Space     |                  |                                       |             | 1         | 2000         |  |  |
|                       | _                                |   |  |                 |                  |                                       |             |           | -            |  |  |
| -                     |                                  |   | 1 -  |                 |                  |                                       | -           |           | -1           |  |  |
| -7                    | n                                |   | 2 -  | -               | peres            | les                                   | -1          | 1         |              | N                                      | 2 04 2"  |
| 1                     | put                              | \$                                      |  | -               | January .        | 0.000                                 |             |           |              |  | outpius.   |
|                       | 1                                |   | n -  | -               | 0.11             |                                       | 1           | _         | -2"          |  |  |
|                       |                                  | -                                       | 44   |                 | 100              | 100                                   | 10          |           |              |  |  |
|                       |                                  |   |  |                 |                  | -15/                                  |             |           |              |  |  |
| *                     | 2                                | 10                                      | 1. 1   | ine             | -Dec             | ode                                   | r:          | . ()      | 1-1          |  |  |
| -                     | est.                             | 10                                      | 4  | aleganica.      |                  |                                       |             |           |              |  |  |
| _                     |                                  |   |  |                 | _                |                                       |             | ives      | ten          | 17                                     | outputs  |
| _                     |                                  |   |  |                 | _                |                                       | 9           | ives      | pen          | 18                                     | outputs  |
| _                     |                                  |   |  |                 | _                |                                       | 9           | ives      | per          | 18 (                                   | outputs  |
| )                     | 14                               | -la)                                    | <e -<="" td=""><td>2 9</td><td>nput</td><td></td><td>· · · · · g</td><td>ives</td><td>pen</td><td>13 (</td><td>owputs</td></e> | 2 9             | nput             |                                       | · · · · · g | ives      | pen          | 13 (                                   | owputs   |
| 3                     | T+                               | line                                    | Dec  | 2 1             | nput             | ऽं व                                  |             | 4.        |              |  | owputs   |
| 3                     | T+                               | line                                    | Dec  | 2 1             | nput             | ऽं व                                  |             | 4.        |              |  | owputs   |
| 3                     | T+                               | line                                    | Dec 3  | 2 j             | nput             | 81                                    | ver         | 4.        |              |  | owputs   |
| 3                     | 14<br>(8<br>) To                 | line                                    | Dec 3  | 2 j             | nput             | 81                                    | ver         | 4.        |              |  | owputs   |
| 3                     | I+ / 8 > To                      | line<br>tes                             | Dec 3  | a des           | nput             | 81                                    | ver         | 8 (       | gture        | uds .                                  |  |
| 3                     | I+ / 8 > To                      | line ites c                             | Dec 8  | 2 1 odes inpu O | nput             | 8i<br>8i                              | ves<br>Dy   | 8 (       | gture        | uds .                                  | 1  |
| 3                     | I+ 18 5 To                       | line ites c                             | Dec 3  | a des           | nput  t 2  sutpu | 9i<br>b3                              | py o        | Ds 0      | De O         | D2                                     |  |
| 3                     | I+ 18 ) To Inpu B 0              | line ites c                             | Dec 3  | a des           | t & Double       | 9i<br>b3                              | py o        | Ds 0      | De O         | D2                                     | DI ABC   |
| 3 (                   | I+ 18 ) To Inpu B 0              | line line ltes c o                      | Dec 3  | ades            | t & Da           | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | py 0 0 0    | 8 0       | Dr. 0        | D.2.                                   | D: ABC D: ABC D: ABC   |
| 3 (                   | I+ 18 2 Topu B 0                 | line line ltes c o                      | Dec 3  | edes            | t & Da           | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 04 0 0      | 8 0 0 0 0 | Dr. 0        | D.2-<br>00                             | D <sub>1</sub> = ABC<br>D <sub>2</sub> = ABC<br>D <sub>3</sub> = ABC   |
| 3<br>A<br>O<br>O<br>O | 1+<br>18<br>2) To<br>1<br>1<br>0 | line ites                               | Dec 3  | ades            | t & Double       | 9i<br>9i<br>0 0 0 0                   | py 0 0 0    | 8 0       | Dr. 00000    | 0.2<br>0.0<br>0.0                      | D <sub>1</sub> = ABC<br>D <sub>2</sub> = ABC<br>D <sub>3</sub> = ABC<br>D <sub>5</sub> = ABC                         |
| 3 (                   | I+ 18 2 Topu B 0 1               | line line tes c o l                     | Dec 3  | 2 1 odes        | t & Da           | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | D4 0000 0   | 050000    | Dr. 0        | 0.000000000000000000000000000000000000 | D <sub>1</sub> = ABC<br>D <sub>2</sub> = ABC<br>D <sub>3</sub> = ABC<br>D <sub>5</sub> = ABC<br>D <sub>5</sub> = ABC |
| 3<br>A<br>O<br>O<br>O | 1+<br>18<br>2) To<br>1<br>1<br>0 | line line tes c o l o                   | Dec 3  | ades            | t of output      | 00 - 00 0 - 00 0                      | 040000      | 8 0 0 0 0 | D4 0 0 0 0 0 | D.7-00000                              | D <sub>1</sub> = ABC<br>D <sub>2</sub> = ABC<br>D <sub>3</sub> = ABC<br>D <sub>5</sub> = ABC                         |





### 12 Design BCD to Excess-3 code convertor circuit.

| $\rightarrow$ | BCD to Excess-3 code converter:                         |
|---------------|---|
| 4.            | Fox thus conversion, 4 bit - BCD code is                |
| *             | The output is 4 bit Excess-3 code                       |
| 4             | since the 0 to 9 is valid inputs                        |
| 1 1           | the output is a to of excess a code.                    |
|               | the output is 0 to 9 Excess a code,                     |
| A             | Excess 3 code is generated by adding 3 to the BCD codes |
| 2 0           | 3 to the BCD codes                                      |
| 9 0           | Here. Of 10 to 15 will be considered                    |
|               | as don't care (x) to construct k-Hops.                  |
| 0 0           |   |

| Decimal | BCD code                                | Excess-3 code |
|---------|---|---------------|
| Number  |   |               |
|         | D3 D2 D1 D0                             | E3 E2 E1 E0   |
| 0 -     | 0000                                    | 0 0 01 1      |
| -1      | 0001                                    | 0100          |
| 2       | 0010                                    | 0101          |
| 3       | 0011                                    | -0-110        |
| 4       | 0 1 0 0                                 | 0 1 1         |
| 5 .     | 0 1 0 1                                 | 1 000         |
| 6 1.44  | 02 13 1 0 1                             | - 1 6 0 1     |
| 7       | 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1010          |
| 3       | 1000                                    | 1011          |
|         | 1001                                    | 1 1 0 0       |









## 13 Design 2-bit magnitude comparator.

|          |             |                | ( )                                    | -     |
|----------|-------------|----------------|--|-------|
| p'       | Digital Con | mparaters:-    |  |       |
| ->       | The Digi    |                | Compares two 6                         | inary |
|          |             |                | umbers, A and<br>the output<br>or AKB. |       |
| *        | L stining   | mparatex / 2-6 | it Magnitude                           |       |
|          |             | 1 0            | omporator                              |       |
| <b>→</b> | 1 2         | C 9 - 1        | it binary Numb                         | ers.  |
|          | A -> 2 6    | its (A, Ao)    | y Inputs                               |       |
|          | 0 -> 2 bit  | s (B, Bo)      |  |       |
|          | 0 / 2       |                | 19/11/2                                |       |
|          | A = B       | 4 outputs.     |  |       |
| -        | A>B         | 9 0001         | A 4                                    | 100   |
| -        | -           | 2000           |  | -     |
| _        | AKB         |                | - 8/                                   |       |
|          | Block Die   | 910m · ·       | E S A                                  |       |
|          | BIOCK       | J. S. A        | 0 10                                   | -     |
|          |             | 1- 1           | 1 12 20 10                             |       |
|          | A -         | a Ai           | → A>B                                  |       |
| 1        |             | A0 2-6i+       |  |       |
| +        |             | BI Compara-    | - ASB CAA                              | (A    |
| -        | BAA         | Bo tor         | e # 1/                                 | 100   |
|          | - B         |                | A A CB                                 |       |
|          |             | Scanne         | d By Scanner Go                        |       |

| *    | THE TOTAL PLANTS   |  |  |  |  |  |  |  |
|------|--|--|--|--|--|--|--|--|
| -    | 2 V 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2  | 2 B1 - A7B                                       |  |  |  |  |  |  |
|      |  | $\langle B, \longrightarrow A \langle B \rangle$ |  |  |  |  |  |  |
|      | 16 71  | B, - Check Ao, Be                                |  |  |  |  |  |  |
|      | it A1.= B, con   | mpagare Ao 2 Bo                                  |  |  |  |  |  |  |
|      | 14 A0 26   | 30 - A 7B  |  |  |  |  |  |  |
|      | The state of the s | 0 - A < B  |  |  |  |  |  |  |
|      |  | - → A=B.   |  |  |  |  |  |  |
|      |  | 16 20  |  |  |  |  |  |  |
| De . | Truth Table  | IA DE  |  |  |  |  |  |  |
|      | 44-3   |  |  |  |  |  |  |  |
|      | Inputs   | outputs  |  |  |  |  |  |  |
| -    | A, Ao B, Bo  | A>B A=B A<6                                      |  |  |  |  |  |  |
|      | 0 0 0 0  | +0   |  |  |  |  |  |  |
|      | 0 0 0 1  | 0 0 1  |  |  |  |  |  |  |
|      | 0 0 1 0  | 0 0 0 1  |  |  |  |  |  |  |
|      | 0 0 1 1  | 0 0 1  |  |  |  |  |  |  |
|      | 0 1 0 0 0  | - A - O O  |  |  |  |  |  |  |
|      | 0 1 0 1  | 0 1 0  |  |  |  |  |  |  |
| - 1  | 0 1 1 0  | 0.01   |  |  |  |  |  |  |
|      | 0 1 1 1  | 0 000 1  |  |  |  |  |  |  |
|      | 1 0 0 0  | 11 0 0   |  |  |  |  |  |  |
|      | 1 0 0 110  | 1 000  |  |  |  |  |  |  |
|      | 1 0 1 0  | 0 1 0  |  |  |  |  |  |  |
|      | 10111  | 0 0 1  |  |  |  |  |  |  |
|      | 1 1 0 0  | 1 0 0  |  |  |  |  |  |  |
|      | IN INTE TO BE GRIA   | OABOA AOBO                                       |  |  |  |  |  |  |
|      |  |  |  |  |  |  |  |  |
|      | 1110   | 1.5 4.0  |  |  |  |  |  |  |


| ¥   | equation -                    | 4 in   | puts :   | >4 00    | or k-l | Чар  |
|-----|-------------------------------|--------|----------|----------|--------|--|
| O   | A>B                           |        |          |          |        |  |
|     |                               |        |          |          |        |  |
|     | ALAO BI                       | Bo EIA | a R, Ba  | 8,00     | BIBO   |  |
|     | AI Ão                         | 0      | 0        | 0        | 0      |  |
|     | A <sub>1</sub> A <sub>0</sub> |        | 0        | 0        | 0      |  |
|     | At Ao                         | 1      | 1        | 0        | (1     |  |
|     | AI ÃO                         | 1      |          | 0        | 0      | ANTER I  |
| -   | A>B = A0B,                    | 8a +   | AIRI Z   | Α. Δ     | . 0    | 1  |
|     | 5 2                           | -      | 1014     | 7.7.7    | .00    |  |
| 2)  | A=B                           | -      | -        |          | 10.7   |  |
| 1   | - \ B.                        | 80     | - 1      |          | 1 230  | 0  |
| - 2 | AIAO                          | B,80   | B, 80    | 8,82     | - B,80 |  |
|     | AI ÃO                         |        | 0        | 0        | 0      | 1 0  |
|     | A, Ao                         | 0      |          | 0        | 0      |  |
|     |                               |        | $\leq$   |          | -      | 0 11   |
|     | AI AO                         | 0      | 0        | $(\bot)$ | 0      | 0 1  |
| 1   | AIAO                          | 0      | 0        | 0        | (7)    | 3 1  |
|     | 0                             |        | - 22 100 | 1 15     | 0      | 2  |
| 1   | A= B = A, A0                  | Bi Bo- | + AJA    | OBIE     | 30 + A | AAAA BA  |
| 9   | AIAO                          | 3, 80  |          | 311      | O.     | 1, 30 1  |
|     | = AI A.                       | CAL    | - + A    |          | 11.4   | (AoBo + AoBo)  |
|     |                               |        | 4 40 1 6 | B45      | - 4    | The state of the s |







### 14 Explain Full Adder in detail.


| $\rightarrow$ | FULL Addex:  | _       |
|---------------|--|---------|
| ->            | A holf odder can add only two bits.  |         |
| ->            | There can be possibility that 3rd &  | sit     |
|               | corry can arrive from previous bit   |         |
|               | addition.  |         |
| -             | so, Addition will become of 3 bits.  | 8       |
|               | In that case a full Adder is needed  |         |
|               | () cin (previous corry)  |         |
|               |  | <u></u> |
|               | + 0 -> A   |         |
|               | 1 ~ B  | _       |
|               | (1)0   | _       |
|               | Cour gum.  |         |
|               | The state of the s |         |
| ×             | Block Diagram:   |         |
|               | man man a series of the series |         |
|               | A - 31 I - \Sum  |         |
| -             | 1 2479   |         |
|               | B FA Cour  |         |
|               | Cin  |         |
| A             | ON table to AR with  |         |
|               | Teach Tales  |         |
| ~             | Truth Table  |         |
|               | Inputs butputs.  |         |
| _             | A B Cin Sum! Cout  |         |
|               | A B Cin Sum ! Cout  O O O O O  |         |
|               | Inputs *   butpits *  A B Cin Sum ! ! Cout  O O O O O  O O I   |         |
|               | Toputs *   butpits *  A B Cin Sum ! Cout  O O O O O  O O I I O  O I O O O  |         |
|               | Inputs   butpits    A B Cin Sum   Cout  O O O O O  O O I O O  O I O O O  |         |
|               | Inputs   butpits    A B Cin Sym ! Cout  O O O O O  O O I O O  O I O O O  O I O O O  O O O O  |         |
|               | Inputs   butpits    A B Cin Sum   Cout  O O O O O  O O I O O  O I O O O  |         |




#### 15 Design and explain 4x1 Multiplexer.










16 Design 3-bit even parity generator circuit.










# 17 Draw and explain working of following flip-flops. [1] Clocked RS [2] JK













## 18 Construct D FF using SR FF. Write truth table of D FF.









## 19 Explain Master Slave JK flip-flop with truth table and circuit diagram.



| つ        | In addition of these two flip-flops, the .  |
|----------|---|
| ->       | Here, Inverter is connected with elk pulse of slave Hippiop.  |
| <b>→</b> | so, when Clk = 1 for master fliptiop, Clk = 0 for slave fliptiop & vice versa.  working:                                |
| ->       | when the cik=1, Master FF will work  & Slave FF will be Isolated.   |
| <b>→</b> | So, the outputs of Master FF (0° à<br>Q*) will be generated according to<br>the Jk fliptlop TT.                         |
| _9       | when ok = 0, Master pr will be isolated   |
|          | Now, the outputs of master FF(Q & Q") will be input to the slave FF & outputs will be produced according to JK & Hiptop |
|          | Since, the second flippiop follows the first one, it is referred as the slave of tirst one as the master.               |



# 20 Draw and explain the block diagram of 4-bit bidirectional shift register with Parallel load.



| no change operation means before any  |
|---|
| operation operation content is like 1011 is operation content   |
| AN A  |
|   |
| TERRITOR IN THE SECOND OF THE |
| . Will remain unchanged that it's no change,  The will perform 4 operations like no change,  Shirt left Shift angul and parollal  |
| Shirt with  |
| A SEA OFFICE  |
| · Connected out register with multipleace   |
| to decide which operation will perform  |
| E souther   |
| Functional Table for register   |
| Mode control Register   |
| S <sub>1</sub> S <sub>0</sub> Operation   |
| o e No change   |
| o e No change  o i Shift right  |
| 1 0 Shift left  |
| 1 1 Parallel Lenn .   |
| As shown in a trace to the  |
| -> As shown in above table,   |
| When con = op input = o is collected  |
| and present value of the register is applied to the D inputs of the flip-flops. This results no change in   |
| applied to the Divorte of to-   |
| flip flags This would   |
| the maite value   |
| the register value  |
| - lasha C s at  |
| and cleuit connection 1 is selected   |
| the such that it  |
| operates as a right shift register  |
|   |
| when 5,50=010, input 2 is selected.   |
| and circuit & connections are such  |
| connections are such  |
| Date :  |

that it operates as a left shift register
Finally when Siso-II the binary information on the parallel inputlines is trunsferred into the register simultaneously and it is a parallel load operation.

### 21 Draw and explain 4-bit serial-in serial-out shift register using D FFs.

| Serial Inow Serial Output   Page No.  |
|---|
| Din 193 93 - 192 95 190 90 90 0000-   |
| CICK 0 2 2 2 4 4 5 5 1 1 1 2 9 3  |
| (SISO) Shift Right- register)   |
| The shift eight right register we have serial Juput and serial output-  |
| This 4 bit shift register  This 4 bit shift register  That of all we want to transfer date  |
| a go shown in table   |
| olp side olp of will be shifted to as date of a will shifted to as  |
| data get shifted to Qo  So at and clock signal its do offer inserting data 1 data of as which is 1 is shifted to Q2, Q2 data which is 1 |
| Shifted to Q, & Q, data will be Shifted to Qo so the Scanned by Scanner Go will be 1100.  |

The next clock 3rd data which is 1, so

Prenous date 1100 will get shifted

Dight so old will be 1110 and

like will after insertion of 4th bit

conich is 1 previous data will be

shifted right 4' Dut final output


will be 1211


So here how 4-bit shift register

works so we can say that to store

data n-no of clocks are required


22 Explain working of 4-bit binary ripple counter <u>OR</u> Explain the working of 4 bit asynchronous counter.





# 23 Design a counter to generate the repetitive sequence 0, 1, 2,4,3,6.

| 1   | Jesig  | 0,          | 1, 2, | 4,6   | 3 6     | , O U | penning p | 101  | mence  |
|-----|--------|-------------|-------|-------|---------|-------|-----------|------|--------|
| 1   | -      | The Control | ND a  | Elle  | POR SAN |       | 0         | curb | map    |
| 1 1 | 1 de   | tate        | dia   | 22014 | Llop    | requi | red 1     | 1=3  | FF4    |
| 12  |        |             |       |       |         |       | 6         | 500  | 0      |
| T   | Esc    | itati       | on To | عداد  | T       |       | 1         | 1    | 1      |
|     |        | 10          | 10    | 1     |         |       | (110)     | (    | 201)   |
| L   |        | an          | Qna   |       | 1 10    |       | (1)       |      | I      |
| L   | -      | 0           | 0     | 0     |         | 3     | ICK _     | (    | 010) 2 |
| 1   |        | -1          | 0     |       |         |       | (         | 00)  | 7      |
| H   |        | - (         | 1     |       | 3       | -     | -         | 1    |        |
| -   | terebe |             | 1     | -     | -       | -     | Stre      | ie   | diagra |
|     | -      | QB          | Qc    | OF    | Qet     | Qt    | TA TE     | -    | 1      |
| 0   | 0      | 0           | 0     | 0     | 0       | 1     | 0 0       | 1    |        |
| 1   | 0      | 0           | † -   | .0    | 1       | ,0    | OT        | 1    | 75. 1  |
| 2   | 0      | 1           | 0     | 1     | 0       | 0     | 1 1       | ō    | -      |
| 3   | 0      | 1           | 1 5-  | 1     | 1       | 0     | 10        | 1    |        |
| 4   | 1      | 0           | 0.    | 0     | 1.      | 1     | 1 1       | 1    |        |
| 5   | 1      | 0           | 1     | ×     | ×       | ×     | XX        | ×    |        |
| 6   | 1      | 1,0         | ā     | 0     | 0       | 0     | 1-1       | 0    | -      |
|     | 1      | 1           | )     | ×     | X.      | ×     | ××        | ×    |        |
| 7   |        |             |       |       | -       |       |           |      |        |




# 24 Draw and explain Ring counter.

| 11  |  | bens      | Date :   |
|-----|--|-----------|--|
|     | Shift Register coun  | mra S     | wift registes  |
| *   | Shift Register Coun<br>Ring Counter Ckinds   | 1 5150    |  |
| _   | rec- I ret   |           |  |
| - 1 | 0.00   | B De      | at to ad   |
| -   | 100  | 100       | From   |
| -   | 1011   | 1         | I cil  |
| -   | CIK 9  |           |  |
|     | 0 01   | each      | Sterge is  |
| -24 | connected to the   | D input   | r of the new   |
| -   | Strike and output  | - 01 La   | of VFF is  |
| -   | Stage and Chipse   | 1-15      | The same of the sa |
|     | given to the first   | Las ou    | HOLL QX=1  |
| 7   | PRE CPRESEL THE  |           | - 6 7  |
| -   | and 08, 00, 00=  |           | High bib (d)   |
| -2  | Here in Ring Co  | 0.00      | 000 = 1000   |
|     | at water bod so directly   | LYALLES A |  |
| 100 | In next CLK QAREG  | ACIND WI  | 1 00104  |
| -   | next elle Quagace  | ip contil | 00 - 111   |
|     | in case clock pulse  | OF A CO   | Bureas millo   |
|     | 0001 4 then ag   | ain af    | ter gruny  |
| 110 | The ordina it becomes  | WAWR      | We up store  |
| 5   | so that is why i   | F 15 Sc   | aid to be a  |
| 1   | ning counter   |           |  |
|     | 0  | CLK       | Q4 Q8 Qc Q0  |
|     | 1- 1   | Initially | 1:000  |
|     |  | 1         | 0100   |
|     | 2  | +1        | 0010   |
|     |  | 1         | 0001   |
|     | The second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a second section in the second section in the second section is not a section in the second section in the second section is not a section in the second section in the second section is not a section in the second section in the section is not a section in the section in the section is not a section in the section in the section is not a section in the section in the section is not a section in the section in the section is not a section in the section in the section is not a section in the section in the section in the section is not a section in the section in the section in the section is not a section in the section in the section in the section is not a section in the section in the section in the section is not a section in the secti | 1         | 1000   |
|     |  | -         | 1 0  |
|     |  |           |  |
|     | A. C.  |           |  |
|     | at a   |           |  |

# 25 Design BCD/MOD-10 synchronous Counter.


|        |          |       |              |         |       | -01   |       |      |           |
|--------|----------|-------|--------------|---------|-------|-------|-------|------|-----------|
| Step 1 | Mod-     |       |              |         | has   | the   | 2     | Sinh | ea otoq   |
|        | So.      | 4 FI  | ip.          | tips    | 40111 |       |       |      | ived.     |
| Stepa  | Type     |       |              | P :     | D     |       |       | -    | **        |
| 128    | Pre      | bent  | Simi         | c.      | Nex   | - 5   | tek   |      | Input top |
| 1-11   | Qp       | Qc    | RB           | QA      | Qđ    | Sp    | 20    | QAT  | Pop Pa Pa |
|        | 0        | 0     | 0            | 0       | 0     | 0     | 0     | 1    | 0001      |
| 277    | 0        | 0     | 0            | 1       | 0     | 0     | 1     | 0    | 0010      |
|        | 0        | 0     | 1.           | 0       | 0     | 0     | 1     | 1    | 0011      |
|        | 0        | 0     | 1            | 1       | 0     | 51    | 0     | 0    | 0100      |
|        | 0        | 1     | 0            | 0       | 0     | 1     | 0     | 1    | 0101      |
|        | 0        | ١     | 0            | 1       | 0     | 1     | 1     | 0    | 0110      |
|        | 0        | 1     | - 1          | 0       | 0     | 1     | 1     | 3    | 0111      |
| 5-3    | 0        | 1     | 1            | 1       | 1     | 0     | 0     | 0    | 1000      |
| 12     | 1        | 0     | ò            | 0.      | 1     | 0     | 0     | 1    | 1001      |
|        | 1        | 0     | 0.           | 1       | 0     | 0     | 0     | 0    | 0000      |
|        |          | 435   | 73-7         |         |       |       |       |      |           |
|        | k-m      | ap    | Simp         | lificar | ion   | CM    | - 1   |      |           |
| 4      | 1        |       |              |         |       |       | 120   |      |           |
| 100    |          | F     | 01           | Po      |       | Total | - Fo  | 8    | Pe        |
|        | ancola ! | 00 01 |              | 10      | 0     | 080   | 00    | 01.  | 11 10     |
| 9      |          | 0 0   | 0            | 00      |       |       | 0     | 0    | 100       |
|        |          | 0 0   | 17           | Vo      |       | 00    | 3     | -    | 6         |
|        | 01       | 4     | 3            | 1       |       | 01    | 4     | 1    | 0 6       |
|        | "        | XX    | X            | 1/4     |       |       | X     | ×    | ××        |
|        | "        | 13    | 15           | 15      | +     | "4    | 25    | _    | 1         |
|        | 10       | 1     | $o_1 \times$ | " X     |       | 10    | 0     | 0    | 1/~11     |
|        |          | -     | -            |         | -     |       | - 100 |      | 1         |
|        |          |       |              |         |       |       |       |      |           |
|        | 1        | Pp=d  | ARD +        | 9800    | Qp.   |       |       |      |           |
|        | 1        | Pp=Q  | ARD +        | 9800    | QD.   | D     | c = 0 | a Qo | + QBTC +  |



#### 26 Write a short note on ROM & its types.

#### Read Only Memory (ROM)

- ✓ ROM is a type of Primary Memory. As the name suggests its contents can be read only but cannot write on it. It is a non-volatile memory and so the data is retained even when the power is switched off. A ROM is essentially a memory device in which permanent binary information is stored. The data that is required to be stored inside ROM is written during manufacturing phase. It stores such programs that are essential for the booting process of the computer. It generally cannot be altered. However, technologies are available to program these types of ROM.
- Read-only memory is a non-volatile storage solution. This is because you cannot erase or modify it when the computer system is turned off. Computer manufacturers write codes on the ROM chip, and users cannot alter or interfere with it. But there are modern types of ROMs which can actually be deleted or modified despite the fact that they are non-volatile.
- ✓ A block diagram of ROM is shown in the Figure below. It consists of k inputs and n outputs. The inputs provide the address for the memory and the outputs give the data bits of the stored word which is selected by the address. The number of words in a ROM is determined from the fact that k address input lines are needed to specify 2 k words.



### Classification of ROM

- Mask Read-Only Memory (MROM)
- Programmable Read-Only Memory (PROM)
- Erasable Programmable Read-Only Memory (EPROM)
- Electrically Erasable Programmable Read-Only Memory (EEPROM)

#### PROM (Programmable Read-Only Memory)

- PROM stands for Programmable Read Only Memory. PROM is manufactured as a blank memory. And as its name suggests Programmable, it is programmed after manufacturing. The user buys a blank memory and enters the desired contents using a PROM program.
- PROM consists of fixed AND array and programmable OR array. It has n inputs and m outputs. For n input variables, there are 2<sup>n</sup> distinct addresses. In simple words, we can say that the fixed AND array acts as a decoder (n: 2<sup>n</sup>).

### EPROM (Erasable Programmable Read-Only Memory)

- EPROM stands for Erasable Programmable Read-Only Memory. It is a non-volatile
  memory i.e. it can retain data even if the power supply is cut off. The basic limitation being
  encountered in PROM is that once it is programmed, it cannot be changed or altered. This
  limitation has been overcame by EPROM.
- EPROM can be erased by exposing it to ultra violet light for a particular length of time using an EPROM eraser. After exposing, the chip returns to its initial state and can be reprogrammed.
- This procedure can be carried out many times but repeated erasing and rewriting can
  eventually render the chip useless. Once written, data can be retained for about 10 years.

### EEPROM (Electrically Erasable Programmable Read-Only Memory)


- EEPROM is the short form for Electrically Erasable Programmable Read Only Memory. It
  is similar to EPROM and thus developed to overcome the drawbacks of EPROMs. It is
  erased and programmed electrically i.e. it uses electrical signals instead of ultra violet rays.
- The erasing and programming of data takes 4 to 10 milliseconds. Any byte can be erased at
  a time instead of the entire chip. The chip can be erased and re programmed for around ten
  thousand times, though the process is flexible but slow.

#### 27 Explain memory unit.

Semiconductor memory is a digital electronic semiconductor device used for digital data storage, such as computer memory. It typically refers to MOS memory, where data is stored within metal—oxide—semiconductor (MOS) memory cells on a silicon integrated circuit memory chip. Memory is the storage space in computer where data is to be processed and instructions required for processing are stored. It is the most essential component for the normal functioning of any system — to store data, to perform calculations, to do complex operations, etc.

The memory is divided into large number of small parts. Each part is called a cell. Each location or cell has a unique address which varies from zero to memory size minus one.

A memory unit stores binary information in groups of bits called words. A word in memory is an entity of bits that move in and out of storage as a unit. A memory word is a group of 1's and 0's and may represent a number, an instruction, one or more alphanumeric characters, or any other binary-coded information. A group of eight bits is called a byte. Most computer memories use words that are multiples of 8 bits in length. Thus, a 16-bit word contains two bytes, and a 32-bit word is made up of four bytes. The capacity of a memory unit is usually stated as the total number of bytes that it can store.



Each word in memory is assigned an identification number, called an address, starting from 0 up to 2<sup>k</sup> -1, where k is the number of address lines.

#### Write and Read operations:

Transferring a new word to be stored into memory:

- 1. Apply the binary address of the desired word to the address lines.
- 2. Apply the data bits that must be stored in memory to the data input lines.
- Activate the write input.

Transferring a stored word out of memory:

- Apply the binary address of the desired word to the address lines.
- Activate the read input.

For example if computer has 64k words, then this memory unit has 64 \* 1024 = 65536 memory location. The address of these locations varies from 0 to 65535.

#### 28 Write short note on Programmable Logic Arrays.


#### Programmable Logic Array (PLA)


- The PLA is similar to PROM in concept except that PLA does not provide full decoding of the variable and does not generate all the minterms. The decoder is replaced by an array of AND gates that can be programmed to generate any product term of the input variables. The product terms are then connected to OR gates to provide the sum of products for the required Boolean functions.
- Since PLA has m-outputs, the number of OR gates is m. The output of each OR gate goes to an XOR gate, where the other input has two sets of links, one connected to logic 0 and other to logic 1. It allows the output function to be generated either in the true form or in the complement form

Implement the combinational circuit having the shown truth table, using PLA.

| A | B | C | $F_{i}$ | $F_{i}$ |
|---|---|---|---------|---------|
| 0 | 0 | 0 | 1       | 1       |
| 0 | 0 | 1 | 1       | 0       |
| 0 | 1 | 0 | 1       | 0       |
| 0 | 1 | 1 | 0       | 0       |
| 1 | 0 | 0 | 1       | 0       |
| 1 | 0 | 1 | 0       | 1       |
| 1 | 1 | 0 | 0       | 1       |
| 1 | 1 | 1 | 0       | 1       |

Each product term in the expression requires an AND gate. To minimize the cost, it is necessary to simplify the function to a minimum number of product terms.





Designing using a PLA, a careful investigation must be taken in order to reduce the distinct product terms. Both the true and complement forms of each function should be simplified to see which one can be expressed with fewer product terms and which one provides product terms that are common to other functions.


The combination that gives a minimum number of product terms is,

$$F1' = AB + AC + BC$$
,  $F2 = AB + AC + A'B'C'$ 

This gives only 4 distinct product terms: AB, AC, BC, and A'B'C'. So the PLA table will be as follows,

|     | PLA             | rogrammi      | ng table              | e                     |  |  |
|-----|-----------------|---------------|-----------------------|-----------------------|--|--|
|     |                 |               |                       |                       |  |  |
|     | Product<br>term | Inputs<br>ABC | (C)<br>F <sub>1</sub> | (T)<br>F <sub>2</sub> |  |  |
| AB  | 1               | 11-           | 910                   | 1                     |  |  |
| AC  | 2               | 1 - 1         | 1                     | 1                     |  |  |
| BC  | 3               | - 11          | 1                     | _                     |  |  |
| ABC | 4               | 000           | _                     | 1                     |  |  |

- For each product term, the inputs are marked with 1, 0, or (dash). If a variable in the product term appears in its normal form (unprimed), the corresponding input variable is marked with a 1.
- A 0 in the Inputs column specifies a path from the corresponding complemented input to the input of the AND gate.
- A dash specifies no connection.




The appropriate fuses are blown and the ones left intact form the desired paths. It is assumed that the open terminals in the AND gate behave like a 1 input. Note that output F1 is the normal (or true) output even though a C (for complement) is marked over it. This is because F1' is generated with AND-OR circuit prior to the output XOR. The output XOR complements the function F1' to produce the true F1 output as its second input is connected to logic 1.


### 29 A combinational circuit is defined by functions:

 $F1(A,B,C) = \sum (3, 5, 6, 7)$ 

 $F2(A,B,C) = \sum_{i=0}^{\infty} (0, 2, 4, 7)$ 

Implement the circuit with PLA having three inputs, four product term and two outputs.






# 30 Draw and explain in brief block diagram of CPLD. Also compare CPLD with FPGA.


### COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)

- A CPLD contains a bunch of PLD blocks whose inputs and outputs are connected together by a global interconnection wires.
- A CPLD is an arrangement of many SPLD-like blocks on a single chip. These circuit blocks might be either PAL-like or PLA-like blocks.
- Thus a CPLD has two levels of programmability: each PLD block can be programmed, and then the interconnections between the PLDs can be programmed.
- A PAL like block in CPLD usually consists of 16 macrocells. The macrocell in CPLD consist of AND-OR configurations.
- ➤ The EX-OR gate provides the output of OR-gate in inverted or non-inverted form.
- ➤ A D-Flipflop stores the output of EX-OR gate.
- A multiplexer select either the output of the D FF or the output of EX-OR gate depending upon selection of inputs.
- The tri-state buffer is used to enable or disable the output.

Characteristics: They have a higher input to logic gate ratio. These devices are denser than SPLDs but have better functional abilities.

- CPLDs are based on EPROM or EEPROM technology. If you require a larger number of microcells for a given application, ranging anywhere between 32 to 1000 microcells, then a Complex Programmable Logic Device is the solution.
- > Thus, we use CPLD in applications involving larger I/Os, but data processing is relatively low






# **Differences between FPGA and CPLD**


| FPGA   | CPLD  |
|--|---|
| Suited for timing circuit because they have more registers.  | CPLD is suited for control circuit because they have more combinational circuit.          |
| FPGA consist of CLB,I/O blocks, row and column interconnect  | CPLD consist of PAL like blocks, I/O blocks, and programmable interconnect structures.    |
| FPGA use memory called LUT to generate logic functions.  | CPLD use AND/OR configuration to generate logic functions.                                |
| FPGA has more flexibility as well as design capacity.  | CPLD has less compared to FPGA regarding design complexity                                |
| Architecture is based on "Look UP Table"   | Architecture is based on "Logic function"   |
| FPGA can operate at very high speed  | CPLD has less   |
| Cost is high   | Cost is Less  |
| Timing Analysis is complex to determine.   | Timing Analysis is easier to determine.   |
| The FPGA are volatile in many cases, that's way<br>they need a configuration memory for working<br>with programmed design. | CPLD devices are not volatile. They contain flash or erasable ROM memory in all of cases. |
| FPGA could not work until the configuration is done.   | The CPLD could work immediately after power up.   |
| FPGA is RAM base.  | CPLD is ROM base.   |
| FPGAs can contain very large digital designs   | CPLDs can contain small designs only.   |

# 31. Compare the following in every aspect. RAM and ROM.

| RAM  | ROM   |
|--|---|
| RAM is a volatile memory which could store<br>the data as long as the power is supplied. | ROM is a non-volatile memory which could retain the data even when power is turned off.   |
| Data stored in RAM can be retrieved and altered.   | Data stored in ROM can only be read.  |
| Used to store the data that has to be currently processed by CPU temporarily.            | It stores the instructions required during bootstrap of the computer.   |
| It is a high-speed memory.   | It is much slower than the RAM  |
| It is costlier than ROM.   | It is cheaper than RAM.   |
| Types: DRAM (Dynamic Random Access<br>Memory), SRAM (Static Random Access<br>Memory).    | Types: PROM (programmable read-only memory), EPROM (erasable programmable read-only memory), EEPROM( electrically erasable programmable ROM), Mask ROM. |
| It is large in size than ROM with high capacity  | It is smaller in size than ROM with less capacity   |

#### 32 Design a full adder circuit using two half adders and gates.





33 Define: Fan in, Noise Margin, Propagation delay, Fan out, Negative Logic, Figure of merit, Power dissipation. Fan-in: Noise margin/Noise Immunity: the max noise **Propagation Delay:** • Fan out: FAN-OUT: operation **Negative Logic:** In negative logic system, lower voltage represents 1 and Higher voltage represent Figure of Merit / Speed Power Product:

Figure of Merit / Speed Power Product


A common mean for measuring & comparing
the overall performance of the family
is speed powel product - / Figure of merels.


Speed Power Product = Propagation below &
Power Dissipation.

• **Power dissipation:** It is power used by gates when all inputs are connected to the gate.

# 34 Explain the specification of D/A converter.

| 1                                  | , i                      |
|------------------------------------|--------------------------|
| * garameters   Specifi Coctions of | DAC .                    |
| (1) Resolution :- Missiemseper     |                          |
| 1) The number of different on      | alog culputs that can be |
| provided by a DAC. FOR T           | 1-bit DAC                |
| Resolution = 2?                    |                          |
|                                    |                          |
| (3) Resolution 15 also defined as  |                          |
| change in old voltage resi         |                          |
| e at 1 use at the digit            | tal Inputs,              |
| For an n-bit DAG It                | con la avendi            |
|                                    |                          |
| Resolution = Vots =)               | 32.1 3                   |
|                                    |                          |
|                                    |                          |
| Vors -> full scale ofp voita       | 96.                      |
| ^ -                                |                          |
| (2) Accuracy                       |                          |
| The is a comparison of as          | tual output voltage      |
| -> It must be bet # 1/2 c          | its is a                 |
| 10 mgs 60 00 00 00                 | 7 . 100                  |
|                                    |                          |
|                                    |                          |
|                                    |                          |
|                                    |                          |
| 1                                  |                          |
|                                    | ,                        |
| 1                                  |                          |
| Accuracy = VoFs .:                 | = (23-1)x2               |
|                                    |                          |
| (2 <sup>n</sup> -1)x2              |                          |
| 2                                  |                          |
| (50, 0/p must be bet +0-5 of       | resided autout           |
| 2013 07                            | Desired output           |





35 List out various commonly used D/A converters. Draw & explain any one D/A converter.

| _           | A Basic conversion Techniques of DIA                                |
|-------------|---|
|             |   |
| 3           | D Binary weighted resistor DIA converter                            |
| (.          | 2) R/2R Ladder D/A. Converter.                                      |
|             | # Pari  |
| $\chi z$    |   |
| =           | Converter - Converter - Type DIA .                                  |
| 12          | In this techniques on   |
|             | In this techniques, op-Amp a different values of Resistors are used |
| U           | op-Amp is used as summing Amplifier ( To                            |
|             | sum up al) the currents)  |
| IN          | The society on hi   |
|             | The ceristors are Binary weighted, megaing                          |
|             | Different values at resistent are 2R, 22R                           |
|             | 2 <sup>5</sup> R,, 2 <sup>n</sup> R.                                |
| - Un        |   |
|             | where , n is the number of input hits.                              |
|             |   |
| Ŋ           | Here, b, be, bs, bn are input bits.                                 |
| a In        |   |
|             |   |
|             |   |
|             | bn is connected to 2"R p bn is LSB                                  |
|             |   |
| -           | bi, by bn are connected with switch                                 |
|             |   |
|             | So when, input bit (b=0), switch                                    |
|             | Connects to ground.   |
| en manne en | 1) input bit (bel), switch  |
| -           | will be connected to Regrence                                       |
| lary man    | Voltage (VTex).   |
| · w         | 2000  |
| -           | II pop current poss through 2R 4                                    |





Diagram : -



Here, for ON-switch, current I = - Vre

for off-switch I=0

-> Here, Due to high Impedance of op-amp, summing current will flow through Rt.

(i.e. No current will pass In op-Amp).

| 00-00 |  |
|-------|--|
|       | 30, i  |
|       | $I_T = I_1 + I_2 + I_n + \dots = I_n.$             |
| b     | As per the Olf equation of op-Amp.                 |
|       | Vo = -I, RF  |
|       | =- (I1+I2+ I3+ ····+ In). R4                       |
| b     | we know that by ohm's law F=V                      |
|       | 30 , Vo = - (-Vret b1 + -Vret b2 +                 |
| _     | -Vret.bn).Rt                                       |
| S     | Here, bi, b2, bg bn (Input birs) are               |
| ***** | whether current is 0 on has some value of voltage. |
| Ŋ     | Vo = Vret. 4 ( b1 + b2 + b3 + + bn )               |
| Ü,    | Assume, Rf=R,                                      |
|       | Vo = Viet ( b) + b1 + b3 + + bn 27)                |