

# Arithmetic

Chapter 4

# Addition/subtraction of signed numbers

$x_i$	$y_i$	Carry-in $c_i$	Sum $s_i$	Carry-out $c_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = \overline{x_i} \overline{y_i} c_i + \overline{x_i} y_i \overline{c_i} + x_i \overline{y_i} \overline{c_i} + x_i y_i c_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = y_i c_i + x_i c_i + x_i y_i$$

At the  $i^{th}$  stage:

Input:


$c_i$  is the carry-in

Output:


$s_i$  is the sum

$c_{i+1}$  carry-out to  $(i+1)^{st}$  state

Example:




# Addition logic for a single stage



Full Adder (FA): Symbol for the complete circuit  
for a single stage of addition.

# $n$ -bit adder


- Cascade  $n$  full adder (FA) blocks to form a  $n$ -bit adder.
- Carries propagate or ripple through this cascade,  $n$ -bit ripple carry adder.



Carry-in  $c_0$  into the LSB position provides a convenient way to perform subtraction.

# $K$ $n$ -bit adder

$K$   $n$ -bit numbers can be added by cascading  $k$   $n$ -bit adders.




Each  $n$ -bit adder forms a block, so this is cascading of blocks.


Carries ripple or propagate through blocks, [Blocked Ripple Carry Adder](#)

# $n$ -bit subtractor

- Recall  $X - Y$  is equivalent to adding 2's complement of  $Y$  to  $X$ .
- 2's complement is equivalent to 1's complement + 1.
- $X - Y = X + Y\bar{+}1$
- 2's complement of positive and negative numbers is computed similarly.



# $n$ -bit adder/subtractor (contd..)



- Add/sub control = 0, addition.
- Add/sub control = 1, subtraction.


# Detecting overflows

- Overflows can only occur when the sign of the two operands is the same.
- Overflow occurs if the sign of the result is different from the sign of the operands.
- Recall that the MSB represents the sign.
  - $x_{n-1}, y_{n-1}, s_{n-1}$  represent the sign of operand  $x$ , operand  $y$  and result  $s$  respectively.
- Circuit to detect overflow can be implemented by the following logic expressions:

$$\text{Overflow} = x_{n-1}y_{n-1}\bar{s}_{n-1} + \bar{x}_{n-1}\bar{y}_{n-1}s_{n-1}$$


$$\text{Overflow} = c_n \oplus c_{n-1}$$

# Computing the add time




Consider 0<sup>th</sup> stage:

- $c_1$  is available after 2 gate delays.
- $s_1$  is available after 1 gate delay.



# Computing the add time (contd..)

Cascade of 4 Full Adders, or a 4-bit adder



- $s_0$  available after 1 gate delays,  $c_1$  available after 2 gate delays.
- $s_1$  available after 3 gate delays,  $c_2$  available after 4 gate delays.
- $s_2$  available after 5 gate delays,  $c_3$  available after 6 gate delays.
- $s_3$  available after 7 gate delays,  $c_4$  available after 8 gate delays.

For an  $n$ -bit adder,  $s_{n-1}$  is available after  $2n-1$  gate delays  
 $c_n$  is available after  $2n$  gate delays.

# Fast addition

Recall the equations:

$$S_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Second equation can be written as:

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

We can write:

$$c_{i+1} = G_i + P_i c_i$$

where  $G_i = x_i y_i$  and  $P_i = x_i + y_i$

- $G_i$  is called generate function and  $P_i$  is called propagate function
- $G_i$  and  $P_i$  are computed only from  $x_i$  and  $y_i$  and not  $c_i$ , thus they can be computed in one gate delay after  $X$  and  $Y$  are applied to the inputs of an  $n$ -bit adder.

# Carry lookahead

$$c_{i+1} = G_i + P_i c_i$$

$$c_i = G_{i-1} + P_{i-1} c_{i-1}$$

$$\Rightarrow c_{i+1} = G_i + P_i(G_{i-1} + P_{i-1} c_{i-1})$$

*continuing*


$$\Rightarrow c_{i+1} = G_i + P_i(G_{i-1} + P_{i-1}(G_{i-2} + P_{i-2} c_{i-2}))$$

*until*


$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_1 G_0 + P_i P_{i-1} \dots P_0 c_0$$

- All carries can be obtained 3 gate delays after  $X$ ,  $Y$  and  $c_0$  are applied.
  - One gate delay for  $P_i$  and  $G_i$
  - Two gate delays in the AND-OR circuit for  $c_{i+1}$
- All sums can be obtained 1 gate delay after the carries are computed.
- Independent of  $n$ ,  $n$ -bit addition requires only 4 gate delays.
- This is called Carry Lookahead adder.

# Carry-lookahead adder



4-bit  
carry-lookahead  
adder



B-cell for a single stage

# Carry lookahead adder (contd..)

- Performing  $n$ -bit addition in 4 gate delays independent of  $n$  is good only theoretically because of fan-in constraints.

$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_1 G_0 + P_i P_{i-1} \dots P_0 c_0$$

- Last AND gate and OR gate require a fan-in of  $(n+1)$  for a  $n$ -bit adder.
  - For a 4-bit adder ( $n=4$ ) fan-in of 5 is required.
  - Practical limit for most gates.
- In order to add operands longer than 4 bits, we can cascade 4-bit Carry-Lookahead adders. Cascade of Carry-Lookahead adders is called Blocked Carry-Lookahead adder.

# Multiplication of unsigned numbers

$$\begin{array}{r} & 1 & 1 & 0 & 1 \\ \times & 1 & 0 & 1 & 1 \\ \hline & 1 & 1 & 0 & 1 \\ & 1 & 1 & 0 & 1 \\ & 0 & 0 & 0 & 0 \\ & 1 & 1 & 0 & 1 \\ \hline & 1 & 0 & 0 & 1 & 1 & 1 \end{array}$$


(13) Multiplicand M  
(11) Multiplier Q  
(143) Product P

Product of 2  $n$ -bit numbers is at most a  $2n$ -bit number.

Unsigned multiplication can be viewed as addition of shifted versions of the multiplicand.

# Multiplication of unsigned numbers (contd..)


- We added the partial products at end.
  - Alternative would be to add the partial products at each stage.
- Rules to implement multiplication are:
  - If the  $i^{th}$  bit of the multiplier is 1, shift the multiplicand and add the shifted multiplicand to the current value of the partial product.
  - Hand over the partial product to the next stage
  - Value of the partial product at the start stage is 0.




**Figure 8.9** Flowchart for Unsigned Binary Multiplication

# Multiplication of unsigned numbers

Typical multiplication cell



Bit of incoming partial product (PPi)




Typical cell

Bit of outgoing partial product [PPi]

Array implementation

# Combinatorial array multiplier

## Combinatorial array multiplier



Product is:  $p_7, p_6, \dots, p_0$

Multiplicand is shifted by displacing it through an array of adders.

# Combinatorial array multiplier (contd..)

- Combinatorial array multipliers are:
  - Extremely inefficient.
  - Have a high gate count for multiplying numbers of practical size such as 32-bit or 64-bit numbers.
  - Perform only one function, namely, unsigned integer product.
- Improve gate efficiency by using a mixture of combinatorial array techniques and sequential techniques requiring less combinational logic.

# Sequential multiplication

- Recall the rule for generating partial products:
  - If the  $i$ th bit of the multiplier is 1, add the appropriately shifted multiplicand to the current partial product.
  - Multiplicand has been shifted left when added to the partial product.
- However, adding a left-shifted multiplicand to an unshifted partial product is equivalent to adding an unshifted multiplicand to a right-shifted partial product.

# Sequential Circuit Multiplier

