# DP7304B/DP8304B 8-Bit TRI-STATE® **Bidirectional Transceiver (Non-Inverting)**

### **General Description**


The DP73048B/DP8304B are high speed Schottky 8-bit TRI-STATE bidirectional transceivers designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (VOH) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP7304B/DP8304B are featured with Transmit/Receive (T/R) and Chip Disable (CD) inputs to simplify control logic.


### **Features**

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

### **Logic and Connection Diagrams**



### **Dual-In-Line Package**



**Top View** 

Order Number DP7304BJ, DP8304BJ. DP8304BN or DP8304BWM See NS Package Number J20A, N20A or M20B

### **Logic Table**

Inputs		Resulting Conditions			
Chip Disable	Transmit/Receive	A Port	B Port		
0	0	OÚT	IN		
0	1	IN	OUT		
1	х	TRI-STATE	TRI-STATE		

X = Don't Care

DP7304B/DP8304B

1667 mW

# Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V Input Voltage Output Voltage 5.5V Storage Temperature -65°C to +150°C

Maximum Power Dissipation\* at 25°C Cavity Package

Molded Package 1832 mW 260°C Lead Temperature (soldering, 4 sec.)

\*Derate cavity package 11.1 mW/°C above 25°C; derate molded package

14.7 mW/°C above 25°C.

**Recommended Operating Conditions** 

Collaitions			
	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
DP7304B	4.5	5.5	٧
DP8304B	4.75	5.25	V
Temperature (T <sub>A</sub> )			
DP7304B	-55	125	°C
DP8304B	0	70	°C

### DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Units
A PORT	(A0-A7)							
V <sub>IH</sub>	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V		2.0			V
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}$ , $T/\overline{R} = 2.0V$		DP8304B			0.8	V
				DP7304B			0.7	٧
V <sub>OH</sub>	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	V <sub>IL</sub>	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		٧
				$I_{OH} = -3 \text{ mA}$	2.7	3.95		V
V <sub>OL</sub>	Logical "0" Output Voltage	$CD = T/\overline{R} = V_{IL}$	$I_{OL} = 16  \text{mA}  (8)$	304B)		0.35	0.5	V
			$I_{OL} = 8 \text{ mA (bo)}$	th)		0.3	0.4	V
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA	
i <sub>IH</sub>	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IH} = 2.7V$				0.1	80	μΑ
ĺ <sub>l</sub>	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA	
I <sub>I</sub> L	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$			-70	-200	μΑ	
VCLAMP	Input Clamp Voltage	CD = 2.0V, I <sub>IN</sub> = -12 mA			-0.7	1.5	٧	
lod	Output/Input	CD = 2.0V		$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current			$V_{IN} = 4.0V$			80	μΑ
B PORT	(B0-B7)				<u> </u>			
V <sub>IH</sub>	Logical "1" Input Voltage	CD = V <sub>IL</sub> , T/R =	V <sub>IL</sub>		2.0			V
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$		DP8304B			8.0	٧
				DP7304B			0.7	٧
V <sub>OH</sub>	Logical "1" Output Voltage	'1" Output Voltage   CD = V <sub>IL</sub> , T/R =	2.0V	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8		V
				$I_{OH} = -5 \text{ mA}$	2.7	3.9		<u> </u>
				$I_{OH} = -10 \text{ mA}$	2.4	3.6		V
V <sub>OL</sub> Logical '	Logical "0" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	I <sub>OL</sub> = 20 mA		0.3	0.4	V
				I <sub>OL</sub> = 48 mA		0.4	0.5	V
los	Output Short Circuit Current	CD = V <sub>IL</sub> , T/R = V <sub>CC</sub> = Max (Note			-25	-50	150	mA

### T-52-31 DC Electrical Characteristics (Notes 2 and 3) (Continued) Symbol Parameter Conditions Min Max Units Тур B PORT (B0-B7) (Continued) Logical "1" Input Current $CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IH} = 2.7V$ lη 0.1 80 μΑ $\mathrm{CD} = 2.0\mathrm{V}, \mathrm{V}_{\mathrm{CC}} = \mathrm{Max}, \mathrm{V}_{\mathrm{IH}} = 5.25\mathrm{V}$ Input Current at Maximum lį 1 mΑ Input Voltage Logical "0" input Current $CD = V_{IL}$ , $T/\overline{R} = V_{IL}$ , $V_{IN} = 0.4V$ -70 -200 $I_{\text{IL}}$ μΑ $CD = 2.0V, I_{IN} = -12 \text{ mA}$ VCLAMP Input Clamp Voltage -0.7 -1.5٧ Output/input CD = 2.0Vlop $V_{1N} = 0.4V$ -200 μΑ TRI-STATE Current $V_{IN} = 4.0V$ +200 μΑ CONTROL INPUTS CD, T/R Logical "1" Input Voltage 2.0 ٧ $V_{IH}$ $V_{\text{IL}}$ Logical "0" Input Voltage DP8304B 0.8 ٧ DP7304B 0.7 ٧ ŀн Logical "1" Input Current $V_{IH} = 2.7V$ 0.5 20 μΑ Iį Maximum Input Current $V_{CC} = Max, V_{IH} = 5.25V$ 1.0 mΑ Logical "0" Input Current T/R $V_{IL} = 0.4V$ -0.25 ηL -0.1mΑ CD -0.25 -0.5 mΑ Input Clamp Voltage $I_{\mathrm{IN}} = -12\,\mathrm{mA}$ ٧ VCLAMP -0.8-1.5**POWER SUPPLY CURRENT** lcc **Power Supply Current** $\mathrm{CD} = 2.0 \mathrm{V}, \mathrm{V}_{\mathrm{IN}} = 0.4 \mathrm{V}, \mathrm{V}_{\mathrm{CC}} = \mathrm{Max}$ 70 100 mΑ $CD = V_{INA} = 0.4V$ , $T/\overline{R} = 2V$ , $V_{CC} = Max$ 140 mΑ

## AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
A PORT I	DATA/MODE SPECIFICATIONS		, <u></u>			
<sup>‡</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		14	18	ns
<sup>t</sup> PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/ $\overline{R}$ = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		13	18	ns
t <sub>PLZA</sub>	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		11	15	ns
t <sub>PHZA</sub>	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 0, R5 = 1k, CR = 15 pF		8	15	ns
<sup>t</sup> PZLA	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 30 pF		27	35	ns
<sup>t</sup> PZHA	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	25	ns
B PORT D	DATA/MODE SPECIFICATIONS					
tpDHLB	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF		18 11	23 18	ns ns
tPDLHB	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF		16 11	23 18	ns ns


AC Electrical Characteristics V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C (Continued)		T-52-31				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
B PORT	DATA/MODE SPECIFICATIONS (Continued)					
t <sub>PLZB</sub>	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns
t <sub>PHZB</sub>	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns
t <sub>PZLB</sub>	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure C) S3 = 1, R5 = 100 $\Omega$ , C4 = 300 pF S3 = 1, R5 = 667 $\Omega$ , C4 = 45 pF		32 16	40 22	ns ns
<sup>t</sup> PZHB	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF		26 14	35 22	ns ns
TRANSM	IT/RECEIVE MODE SPECIFICATIONS					
t <sub>TRL</sub>	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure B) S1 = 0, R4 = $100\Omega$ , C3 = 5 pF S2 = 1, R3 = 1k, C2 = 30 pF		30	40	ns
t <sub>TRH</sub>	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V, (Figure B) S1 = 1, R4 = $100\Omega$ , C3 = 5 pF S2 = 0, R3 = 5k, C2 = 30 pF		28	40	ns
t <sub>RTH</sub>	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 1, R3 = 300Ω, C2 = 5 pF		28	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified. Note 4: Only one output at a time should be shorted.

## **Switching Time Waveforms and AC Test Circuits**



Note: C1 includes test fixture capacitance.


FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

DP7304B/DP8304B

# Switching Time Waveforms and AC Test Circuits (Continued)

T-52-31


TL/F/8793-8




A PORT O DEVICE UNDER TEST PULSE GENERATOR

Note: C2 and C3 include test fixture capacitance.

TL/F/8793-6 FIGURE B. Propagation Delay from T/R to A Port or B Port





Note: C4 includes test fixture capacitance. Port input is in a fixed logical

condition. See AC table.

FIGURE C. Propagation Delay to/from TRI-STATE from CD to A Port or B Port