

specify
design



write
verilog



verify



synthesize
and layout