

specify design  
generator

```
graph TD; A(specify design generator) --> B(write generator (python, perl)); B --> C(write verilog); C --> D(verify); D --> E(synthesize and layout);
```

write generator  
(python, perl)

write  
verilog

verify

synthesize  
and layout