

# EEE 413 Introduction to VLSI Design - Laboratory Final Project

# Full-Chip Design Project - 8-bit Synchronous Carry-Look-Ahead Adder

Members and Contribitures:

Ege Ereren

Barış Güzel

# THIS PAGE LEFT BLANK INTENTIONALLY

# **TABLE OF CONTENTS**

1.	OBJ	ECT	IVES	1
2.	INTRODUCTION			
3.	QUE	STI	ONS	1
	3.1	Que	estion 1	1
		1.1	Rising-Edge Triggered Synchronous 8-bit CLA Schematic	
			Verilog Simulation	
			-	
	3.2		estion 2	
	3.3		estion 3	
4.	COV	ICLU	JSION	2
5.	REF	FER	ENCES	2
ΑP	PENI	XIC	4 3	
ΑP	PENI	DIX E	3 1	
ΑP	PENI	אוכ (	C 8	
<i>,</i>	5.1		A LAYOUTS	0
	5.2		A WAVEFORMS	
	5.3	INF	UT REGISTER LAYOUTS	3
			FIGURES	
			A Generator	
_			A Adder Level-1	
_			A Adder Level-2	
_			Circuit Design of CLA	
			wave Simulation Screen Capture	
_			ilog Terminal Output	
_			out.dat File	
_			iverilog_library.v	
			generator.v	
_			_level1.v	
			l_level2.v	
			TopLevel.v	
			E.v	
_		•	gister8.v	
			ock Inverter Chain for 17 bit Register	
F12	ure 1	o reg	gister17.v	/

Figure 17 claTopLevel_tb.	. 1
Figure 18 NAND2 Gate Layout Error Panel and Simulation Verification	. 1
Figure 19 NAND3 Gate Layout Error Panel and Simulation Verification	. 2
Figure 20 NAND4 Gate Layout Error Panel and Simulation Verification	. 3
Figure 21 XOR2 Gate Layout Error Panel and Simulation Verification	. 4
Figure 22 INVERTER Layout Error Panel and Simulation Verification	. 5
Figure 23 NOR2 Gate Layout Error Panel and Simulation Verification	. 6
Figure 24 NOR3 Gate Layout Error Panel and Simulation Verification	. 7
Figure 25 CLA Adder Level-2 Layout	. 8
Figure 26 CLA Adder Level-2 Error Panel	
Figure 27 CLA Adder Level-1 Layout	. 9
Figure 28 CLA Adder Level-1 Error Panel	. 9
Figure 29 CLA Generator Layout.	
Figure 30 CLA Generator Error Panel	10
Figure 31 CLA Adder Design	
Figure 32 CLA Adder Error Panel	. 1
Figure 33 A:55 B:AA Cin:0 = S:FF COUT:0	. 1
Figure 34 A:55 B:AA Cin:1 = S:00 COUT:1	. 1
Figure 35 A:00 B:FF Cin:1 = S:00 COUT:1	. 1
Figure 36 A:99 B:F0 Cin:0 = S:89 COUT:1	. 2
Figure 37 A:66 B:33 Cin:1 = S:9A COUT:0	. 2
Figure 38 A:FF B:FF Cin:0 = S:FE COUT:1	. 2
Figure 39 A:FF B:FF Cin:1 = S:FF COUT:1	. 3
Figure 40 Flip Flop Layout	
Figure 41 FlipFlop Error Panel	. 4
Figure 42 FlipFlop Simulation	
Figure 43 CLK Chain for 17 bit Register: Layout Error Panel and Simulation	. 5
Figure 44 17 bit Register Layout and Error Panel	. 6
Figure 45 17 bit Register Simulation	
Figure 46 9 bit Register : Layout Error Panel and Simulation	. 7
Figure 47 17 bit Register with Inverter Chains: Layout Error Panel and Simulation	. 8
Figure 48 Full Circuit CLA Design: Layout and Simulation Verification	. 9
Figure 49 Full Circuit CLA Design Error Panel	10

#### 1. OBJECTIVES

Objective of this lab is to achieve a fully functional 8- bit synchronous carry lookahead adder. Verilog design process with electric VLSI integration will be used to design this project. Full chip design criteria will be studied, and adder will be designed accordingly.


#### 2. INTRODUCTION

Carry Lookahead Adder is a type of combination circuit that eliminates carry being propagated through the system. Only Cin is used to determine the output. There were multiple design options. First a generator circuit is designed with two xor gates and one and gate. This circuit generates P and G outputs along with the S output which is the output of the sum. Then each P and G of each bit is fed to the carry propagation circuit. This circuit is then divided into two parts for easier operation in Electric VLSI. Lastly as seen in the figure 4 below discussed levels are combined to create full CLA design. Register that is already achieved in previous labs are converted into Verilog codes and same operations are done as the CLA to create compact registers. 2 8 bit register and one Cin is combined to a 17bit input rising edge register. For output 8 bit result and Cout is combined to a 9 bit register. Both registers' delays are minimized by inverter chains both for clock and reset signals.

#### 3. QUESTIONS

#### 3.1 Question 1

#### 3.1.1 Rising-Edge Triggered Synchronous 8-bit CLA Schematic



**Figure 1 CLA Generator** 




Figure 2 CLA Adder Level-1




Figure 3 CLA Adder Level-2




Figure 4 Full Circuit Design of CLA

# 3.1.2 Verilog Simulation



Figure 5 Gtkwave Simulation Screen Capture

```
PS C:\Users\baris\Desktop\EEE413\Lab\Final\Icarus_sim> iverilog -o claTopLevel.vvp claTopLevel_tb.v cla TopLevel.v cla_level1.v cla_level2.v cla_generator.v baris_std_iverilog_library.v
PS C:\Users\baris\Desktop\EEE413\Lab\Final\Icarus_sim> vvp claTopLevel.vvp
VCD info: dumpfile claTopLevel.vcd opened for output.

A = xx, B= xx, CIN = x , S = xx, COUT = x

A = 55, B= aa, CIN = 0 , S = ff, COUT = 0

A = aa, B= 55, CIN = 1 , S = 00, COUT = 1

A = 00, B= ff, CIN = 1 , S = 00, COUT = 1

A = ff, B= ff, CIN = 0 , S = fe, COUT = 1

A = ff, B= ff, CIN = 1 , S = ff, COUT = 1

A = 99, B= f0, CIN = 0 , S = 89, COUT = 1

A = 66, B= 33, CIN = 1 , S = 9a, COUT = 0

A = ea, B= f5, CIN = 0 , S = df, COUT = 1

claTopLevel_tb.v:21: $stop called at 90 (1s)

** VVP Stop(0) **

** Flushing output streams.

** Current simulation time is 90 ticks.
```

Figure 6 iverilog Terminal Output

```
in valueA in valueB CIN S COUT
2
3
    55 : 170 0 xx x
          85 1 fe 0
4
5
       : 255 1 00 1
6
       : 255 0 01 1
7
    ff: 255 1 ff 1
8
    99 : 240 0 fe 1
9
    66: 51 1 88 1
10
    ea : 245 0 9b 0
```

Figure 7 output.dat File

#### 3.2 Question 2

A custom standard cell is constructed according to the design's needs. No nor gates are used in design. Pmos being bigger than nmos and since nor is a pmos heavy design there were little room for wiring. Whole design is summarized with mainly nand gates and inverters while total number of transistors used didn't change. In the design discussed in the first question: NAND4, NAND3, NAND2, XOR and inverter is used. Similar technique that practiced in laboratory 3 is applied here when bigger sized inverter is needed. Inverters are connected in parallel to achieve desired size. All the design screen captures, and error checks are documented in appendix A.

#### 3.3 Question 3

Optimized conceptual design is converted into layout design in Electric VLSI. Codes in the previous chapter are used to create each subcircuit layout. In the highest design level modules are aligned manually and wiring is done by the automated Electric VLSI tool. Automating the floorplan in bigger sized modules were less effective than doing it manually. Every subcircuit layout with simulations is shown in Appendix C.

#### 4. CONCLUSION

At first, we test our circuit with Verilog testbench tool. We stick to building our circuit with Verilog code. For some part Electric VLSI auto routing tool is better. However, Electric VLSI could not handle bigger circuits. Therefore, we divided our circuit. For example, memory and inverter chain build separately. We combined manually. Unfortunately, we could not achieve full circuit chip design in this lab. We were able to combine input registers and carry look ahead circuit. These two circuits can work separately. For some cases combined circuit has errors and required more further debugging to eliminate those errors.

# 5. REFFERENCES

METU NCC. (2021). EEE 413 – Introduction to VLSI Design Lab Modules 4 & 5: Full-

Chip Design Project -8-bit Synchronous Carry-Look-Ahead Adder.

# **APPENDIX A**

```
/* Verilog functional model for layout cell */
     module inverter_L2(out, in);
 3
         input in;
4
         output out;
 5
         not g1 (out, in);
6
     endmodule
7
8
9
     module xgate(out, in, en, enb);
10
     input in, en, enb;
11
         output out;
12
         pmos p1 (out, in, enb);
13
         nmos n1 (out, in, en);
     endmodule /* xgate */
14
15
16
17
     module nand2 (out, A, B);
18
         input A, B;
19
         output out;
20
         nand g1 (out, A, B);
21
     endmodule
22
23
     module xor2 (out, A, B);
24
        input A, B;
25
         output out;
26
         xor g1 (out, A, B);
27
     endmodule
28
29
     module nand3 (out, A, B, C);
30
         input A, B, C;
31
         output out;
32
         nand g1 (out, A, B, C);
33
     endmodule
34
35
     module nand4 (out, A, B, C, D);
36
         input A, B, C, D;
37
         output out;
38
         nand g1 (out, A, B, C, D);
39
     endmodule
```

Figure 8 std\_iverilog\_library.v

```
module cla_generator(A, B, Cin, pOut, gOut, S);
 1
 2
          input A, B, Cin;
 3
          output pOut, gOut, S;
 4
          supply1 vdd;
 5
          supply0 gnd;
 6
 7
 8
          xor2 x1(.out(pOut), .A(A), .B(B));
 9
          xor2 x2(.out(S), .A(pOut), .B(Cin));
10
          nand2 a1(.out(nandOut), .A(A), .B(B));
11
          inverter L2 i1(.out(gOut), .in(nandOut));
12
      endmodule
13
```

# Figure 9 cla\_generator.v

```
module cla level1(P0, P1, G0, G1, C0, C1, C2);
          input P0, P1, G0, G1, C0;
2
 3
          output C1, C2;
4
          supply1 vdd;
5
          supply0 gnd;
 6
7
          wire nandOut0, nandOut1, nandOut2, invOut0, invOut1;
8
9
          //Level 1
10
         nand2 a1(.out(nandOut0), .A(P0), .B(C0));
          inverter L2 i1(.out(invOut0), .in(G0));
11
12
          nand2 a2(.out(C1), .A(nandOut0), .B(invOut0));
13
14
          //Level 2
15
          inverter L2 i2(.out(invOut1), .in(G1));
16
          nand2 a3(.out(nandOut1), .A(P1), .B(G0));
17
          nand3 a4(.out(nandOut2), .A(P1), .B(P0), .C(C0));
18
         nand3 a5(.out(C2), .A(nandOut1), .B(nandOut2), .C(invOut1));
19
20
     endmodule
```

Figure 10 cla\_level1.v

```
module cla_level2(P0, P1, P2, P3, G0, G2, G1, G3, POUT, GOUT, C0, C3);
2
          input P0, P1, P2, P3, G0, G1, G2, G3, C0;
3
          output POUT, GOUT, C3;
4
          supply1 vdd;
5
          supply0 gnd;
6
7
          wire nandOut0, nandOut1, nandOut2, nandOut3, nandOut4, nandOut5, nandOut6, nandOut7, nandOut8;
8
          wire invOut0, invOut1, invOut2;
9
          //POUT
10
          nand4 a0(.out(nandOut0), .A(P3), .B(P2), .C(P1), .D(P0));
          inverter L2 i0(.out(POUT), .in(nandOut0));
13
14
15
          nand2 a1(.out(nandOut1), .A(P3), .B(G2));
16
          nand3 a2(.out(nandOut2), .A(P3), .B(P2), .C(G1));
nand4 a3(.out(nandOut3), .A(P3), .B(P2), .C(P1), .D(G0));
17
18
          inverter L2 i1(.out(invOut1), .in(G3));
19
          nand4 a4(.out(GOUT), .A(nandOut1), .B(nandOut2), .C(nandOut3), .D(invOut1));
20
21
          //c3
          nand2 a5(.out(nandOut5), .A(P2), .B(G1));
24
          nand3 a6(.out(nandOut6), .A(P2), .B(P1), .C(G0));
25
          \verb"nand4" a7" (.out(nandOut7)", .A(P2)", .B(P1)", .C(P0)", .D(C0)")";
26
          inverter_L2 i2(.out(invOut2), .in(G2));
27
          nand4 a8 (.out(C3), .A(nandOut5), .B(nandOut6), .C(nandOut7), .D(invOut2));
28
29 endmodule
```

#### Figure 11 cla\_level2.v

```
andule clafoptevei(A, B, CIN, S, COUT);
input [7:0] A;
input [7:0] B;
input [7:0] B;
output COUT;
output (7:0] B;
output
```

Figure 12 claTopLevel.v

```
module dff(Q, D, CLK, RST, RSTb);
                input CLK, RST, RSTb, D;
                 output Q;
                supply1 vdd;
                supply0 gnd;
/* internal nodes defined here: */
                wire CLKb, Qint, Qb, latch1_in, latch2_in, latch2_fbk, Db, latch1_fbk;
                inverter_L2 i1 (.out(latch1_fbk), .in(Qint));
                inverter_L2 i2 (.out(latch2_fbk), .in(Qb));
                inverter_L2 i3 (.out(CLKb), .in(CLK));
                inverter_L2 i4 (.out(Db), .in(D));
                inverter_L2 i5 (.out(Q), .in(Qb));
                nand2 na1 (.out(Qb), .A(RSTb), .B(latch2_in));
                nor2 no1 (.out(Qint), .A(RST), .B(latch1_in));
  xgate xg1 (.out(latch1_in), .in(Db), .en(CLKb), .enb(CLK));
                xgate xg2 (.out(latch2_in), .in(Qint), .en(CLK), .enb(CLKb));
                xgate xg3 (.out(latch2_in), .in(latch2_fbk), .en(CLKb), .enb(CLK));
                xgate xg4 (.out(latch1_in), .in(latch1_fbk), .en(CLK), .enb(CLKb));
endmodule
```

# Figure 13 dff.v

```
module register8(Q, D, CLKb, RSTb);
 2
            input CLKb;
 3
            input RSTb;
 4
            input [7:0] D;
 5
            output [7:0] Q;
 6
            supply1 vdd;
            supply0 gnd;
 8
       /* internal nodes defined here: */
 9
10
            wire CLK1, CLK2, CLK3;
11
12
            inverter L2 a2(.out(CLK), .in(CLKb));
13
            inverter L2 i1(.out(RST), .in(RSTb));
            dff dff1(.Q(Q[0]), .D(D[0]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
14
15
            dff \ dff2(.Q(Q[1]), D(D[1]), CLK(CLK), RST(RST), RSTb(RSTb));
16
            dff dff3(.Q(Q[2]), .D(D[2]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
17
            dff dff4(.Q(Q[3]), .D(D[3]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
18
            dff dff5(.Q(Q[4]), .D(D[4]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
19
            dff dff6(.Q(Q[5]), .D(D[5]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
20
            \label{eq:dff_dff} \texttt{dff7} \left( . \texttt{Q}(\texttt{Q[6]}) \, , \, \, . \texttt{D}(\texttt{D[6]}) \, , \, \, . \texttt{CLK}\left(\texttt{CLK}\right) \, , \, \, . \texttt{RST}\left(\texttt{RST}\right) \, , \, \, . \texttt{RSTb}\left(\texttt{RSTb}\right) \right);
21
            dff \ dff8(.Q(Q[7]), D(D[7]), CLK(CLK), RST(RST), RSTb(RSTb));
22
23
       endmodule
```

Figure 14 register8.v

```
module network(CLK, CLKout);
                input CLK;
                output CLKout;
                supply1 vdd;
                supply0 and:
                wire CLK1, CLK2;
                inverter_L2 inv0(.out(CLK1), .in(CLK));
                inverter_L2 inv1(.out(CLK2), .in(CLK1));
                inverter_L2 inv2(.out(CLK2), .in(CLK1));
                inverter_L2 inv3(.out(CLK2), .in(CLK1));
                inverter_L2 inv4(.out(CLK2), .in(CLK1));
                inverter_L2 inv5(.out(CLKout), .in(CLK2));
                inverter_L2 inv6(.out(CLKout), .in(CLK2));
                inverter_L2 inv7(.out(CLKout), .in(CLK2));
                inverter_L2 inv8(.out(CLKout), .in(CLK2));
                inverter L2 inv9(.out(CLKout), .in(CLK2));
                inverter L2 inv10(.out(CLKout), .in(CLK2));
                inverter L2 inv11(.out(CLKout), .in(CLK2));
                inverter_L2 inv12(.out(CLKout), .in(CLK2));
                inverter_L2 inv13(.out(CLKout), .in(CLK2));
                inverter_L2 inv14(.out(CLKout), .in(CLK2));
                inverter_L2 inv15(.out(CLKout), .in(CLK2));
                inverter_L2 inv16(.out(CLKout), .in(CLK2));
                inverter_L2 inv17(.out(CLKout), .in(CLK2));
                inverter L2 inv18(.out(CLKout), .in(CLK2)):
                inverter L2 inv19(.out(CLKout), .in(CLK2));
                inverter_L2 inv20(.out(CLKout), .in(CLK2));
endmodule
```

#### Figure 15 Clock Inverter Chain for 17 bit Register


```
module mem17(Q, D, CLK, RSTb, RST);
                input CLK;
                input RSTb;
                input RST;
                input [16:0] D;
                output [16:0] Q;
                supply1 vdd;
                supply0 gnd;
/* internal nodes defined here: */
                dff dff1(.Q(Q[0]), .D(D[0]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff2(.Q(Q[1]), .D(D[1]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff3(.Q(Q[2]), .D(D[2]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff4(.Q(Q[3]), .D(D[3]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff5(.Q(Q[4]), .D(D[4]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff6(.Q(Q[5]), .D(D[5]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff7(.Q(Q[6]), .D(D[6]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff8(.Q(Q[7]), .D(D[7]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff9(.Q(Q[8]), .D(D[8]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff10(.Q(Q[9]), .D(D[9]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff11(.Q(Q[10]), .D(D[10]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff12(.Q(Q[11]), .D(D[11]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff13(.Q(Q[12]), .D(D[12]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff14(.Q(Q[13]), .D(D[13]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff15(.Q(Q[14]), .D(D[14]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff16(.Q(Q[15]), .D(D[15]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
                dff dff17(.Q(Q[16]), .D(D[16]), .CLK(CLK), .RST(RST), .RSTb(RSTb));
endmodule
```

Figure 16 register 17.v

```
1 - /* This testbench is for functional verification of a carry look ahead
          Author: Baris Guzel
                 Ege Ereren*/
                                                                                 51
                                                                                           reg CIN;
      module claTopLevel tb;
                                                                                 52 ⊟
                                                                                          initial begin
                                                                                 53
                                                                                               # 10 CIN = 1'b0;
 6
          /* variables to keep track of output file name and clock step */
                                                                                 54
                                                                                               # 10 CIN = 1'b1;
                                                                                               # 10 CIN = 1'b1:
          integer output file;
 8
                                                                                 56
                                                                                               # 10 CIN = 1'b0:
 9
          /* output nodes to be monitored */
                                                                                 57
                                                                                               # 10 CIN = 1'b1;
          wire [7:0] S;
                                                                                 58
                                                                                               # 10 CIN = 1'b0;
                                                                                 59
                                                                                               # 10 CIN = 1'b1;
12
          /* initialize clock step variable, open and initialize output file
                                                                                 60
                                                                                               # 10 CIN = 1'b0;
                                                                                 61
             output file = $fopen("output.dat");
14
                                                                                 62
             $fwrite(output file,"%s\n","in valueA in valueB CIN S COUT");
                                                                                 63
                                                                                          /* Create a regular pulsing clock. */
             $fwrite(output file,"%s\n"," ");
                                                                                 64
16
                                                                                 65
                                                                                           always #5 CLKb = !CLKb; // clock period set to 10 ns here
                                                                                 66
                                                                                 67
                                                                                           /* instantiate the relevant design module to be simulated */
19
20 🖃
                                                                                 68
                                                                                          claTopLevel cla1 (in valueA, in valueB, CIN, S, COUT);
          initial begin
21
                                                                                 69
22
23
                                                                                 71
                                                                                          /* Store the simulation results at rising CLK edge */
                                                                                 72 □
24
          /* Create input vectors with input changing every 10ns. */
                                                                                          always @ (posedge CLKb) $fwrite (output file, "%h%s%d%s%h%s%h%s%h\n", in valueA,
                                                                                           " : ",in valueB," ",CIN," ",S, " ",COUT);
          reg [7:0] in valueA;
                                                                                 73
                                                                                 74
                                                                                          initial begin
26
          initial begin
             # 10 in valueA = 8'h55;
27
                                                                                 75
                                                                                               /* vcd dump - this is important in order to generate the file
28
             # 10 in valueA = 8'hAA;
                                                                                 76
                                                                                                   to look at waveforms after exiting Icarus, using GTKWave */
29
             # 10 in_valueA = 8'h00;
                                                                                               $dumpfile("claTopLevel.vcd");
             # 10 in valueA = 8'hFF;
                                                                                 78
30
                                                                                 79
                                                                                               /* the variable 'cla1' is what GTKWave will label the graphs with */
             # 10 in valueA = 8'hFF;
             # 10 in valueA = 8'h99;
                                                                                 80
                                                                                               $dumpvars(0, cla1);
             # 10 in_valueA = 8'h66;
                                                                                 81
34
             # 10 in valueA = 8'hEA;
                                                                                 82
                                                                                               /* You may monitor your signals of interest with associated timestamp
35
                                                                                 83
                                                                                                  at the terminal output whenever an interesting event happens in
36
                                                                                 84
                                                                                                   your Icarus simulation */
37
             /* Create input vectors with input changing every 10ns. */
                                                                                 85
                                                                                               $monitor(" A = %h, B= %h, CIN = %b , S = %h, COUT = %b", in valueA, in valueB,
          reg [7:0] in valueB;
                                                                                 86
                                                                                               CIN, S, COUT);
39
          initial begin
                                                                                 87
             # 10 in_valueB = 8'hAA;
40
                                                                                      endmodule
             # 10 in_valueB = 8'h55;
41
             # 10 in valueB = 8'hFF;
42
43
             # 10 in valueB = 8'hFF;
             # 10 in_valueB = 8'hFF;
44
45
             # 10 in valueB = 8'hF0;
46
             # 10 in valueB = 8'h33;
47
              # 10 in valueB = 8'hF5;
48
49
```

Figure 17 claTopLevel\_tb.

# **APPENDIX B**



```
Checking Wells and Substrates in 'standard_cell_library:nand2{lay}' ...

Geometry collection found 12 well pieces, took 0.0 secs

Geometry analysis used 4 threads and took 0.0 secs

NetValues propagation took 0.0 secs

Checking short circuits in 2 well contacts

Additional analysis took 0.016 secs

No Well errors found (took 0.031 secs)
```





Figure 18 NAND2 Gate Layout Error Panel and Simulation Verification



```
Checking Wells and Substrates in 'standard_cell_library:nand3{lay}' ...

Geometry collection found 16 well pieces, took 0.015 secs
Geometry analysis used 4 threads and took 0.0 secs
NetValues propagation took 0.0 secs
Checking short circuits in 2 well contacts
Additional analysis took 0.0 secs
No Well errors found (took 0.015 secs)
```





Figure 19 NAND3 Gate Layout Error Panel and Simulation Verification



Checking Wells and Substrates in 'standard\_cell\_library:nand4{lay}' ...|
Geometry collection found 21 well pieces, took 0.015 secs
Geometry analysis used 4 threads and took 0.0 secs
NetValues propagation took 0.0 secs
Checking short circuits in 2 well contacts
Additional analysis took 0.0 secs
No Well errors found (took 0.015 secs)





Figure 20 NAND4 Gate Layout Error Panel and Simulation Verification






Figure 21 XOR2 Gate Layout Error Panel and Simulation Verification







Figure 22 INVERTER Layout Error Panel and Simulation Verification



Checking Wells and Substrates in 'standard\_cell\_library:nor2{lay}' ...

Geometry collection found 12 well pieces, took 0.0 secs

Geometry analysis used 4 threads and took 0.0 secs

NetValues propagation took 0.0 secs

Checking short circuits in 2 well contacts

Additional analysis took 0.0 secs

No Well errors found (took 0.0 secs)





Figure 23 NOR2 Gate Layout Error Panel and Simulation Verification



Checking Wells and Substrates in 'standard\_cell\_library:nor3{lay}' ...

Geometry collection found 16 well pieces, took 0.0 secs

Geometry analysis used 4 threads and took 0.015 secs

NetValues propagation took 0.0 secs

Checking short circuits in 2 well contacts

Additional analysis took 0.0 secs

No Well errors found (took 0.015 secs)




Figure 24 NOR3 Gate Layout Error Panel and Simulation Verification

# **APPENDIX C**

#### 5.1 CLA LAYOUTS




Figure 25 CLA Adder Level-2 Layout

Figure 26 CLA Adder Level-2 Error Panel




Figure 27 CLA Adder Level-1 Layout

Figure 28 CLA Adder Level-1 Error Panel




Figure 29 CLA Generator Layout

Figure 30 CLA Generator Error Panel




Figure 31 CLA Adder Design

Figure 32 CLA Adder Error Panel

#### 5.2 CLA WAVEFORMS




Figure 33 A:55 B:AA Cin:0 = S:FF COUT:0




Figure 34 A:55 B:AA Cin:1 = S:00 COUT:1



Figure 35 A:00 B:FF Cin:1 = S:00 COUT:1




Figure 36 A:99 B:F0 Cin:0 = S:89 COUT:1




Figure 37 A:66 B:33 Cin:1 = S:9A COUT:0




Figure 38 A:FF B:FF Cin:0 = S:FE COUT:1




Figure 39 A:FF B:FF Cin:1 = S:FF COUT:1

# 5.3 INPUT REGISTER LAYOUTS




Figure 40 Flip Flop Layout

Figure 41 FlipFlop Error Panel



**Figure 42 FlipFlop Simulation** 







Figure 43 CLK Chain for 17 bit Register: Layout Error Panel and Simulation



```
Network: cell 'meml7{lay}' has 2 unconnected pins node 'generic:Universal-Pin'
Network: Layout cell 'mem17{lay}' has 2 'generic:Universal-Pin' nodes
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.006 secs)
Found 42 networks
0 errors and 2 warnings found (took 0.031 secs)
Layout DRC (full) found 0 errors, 2 warnings!
Type > and < to step through warnings, or open the ERRORS view in the explorer
Checking Wells and Substrates in 'lab48:mem17{lay}' ...
  Geometry collection found 1904 well pieces, took 0.036 secs
  Geometry analysis used 4 threads and took 0.488 secs
NetValues propagation took 0.005 secs
Checking short circuits in 374 well contacts
  Additional analysis took 0.0 secs
No Well errors found (took 0.53 secs)
```

Figure 44 17 bit Register Layout and Error Panel





Figure 45 17 bit Register Simulation







Figure 46 9 bit Register: Layout Error Panel and Simulation



```
Network: cell 'meml7{lay}' has 2 unconnected pins node 'generic:Universal-Pin'
Network: Layout cell 'mem17{lay}' has 2 'generic:Universal-Pin' nodes
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.009 secs)
Found 50 networks
0 errors and 2 warnings found (took 0.093 secs)
Layout DRC (full) found 0 errors, 2 warnings!
Type > and < to step through warnings, or open the ERRORS view in the explorer
                     ----7---
Checking Wells and Substrates in 'lab00.57:mem17{lay}' ...
  Geometry collection found 2256 well pieces, took 0.095 secs
  Geometry analysis used 4 threads and took 0.164 secs
NetValues propagation took 0.015 secs
Checking short circuits in 462 well contacts
  Additional analysis took 0.016 secs
No Well errors found (took 0.294 secs)
```




Figure 47 17 bit Register with Inverter Chains: Layout Error Panel and Simulation




Figure 48 Full Circuit CLA Design: Layout and Simulation Verification

```
Checking Wells and Substrates in 'labl7.11:finaldesign{lay}' ...

Geometry collection found 3922 well pieces, took 0.061 secs

Geometry analysis used 4 threads and took 0.037 secs

NetValues propagation took 0.03 secs

Checking short circuits in 616 well contacts

Additional analysis took 0.001 secs

No Well errors found (took 0.13 secs)

Network: Layout cell 'labl7.11:finaldesign{lay}' has 2 'generic:Universal-Pin' nodes
Running DRC with area bit on, extension bit on, Mosis bit

Checking again hierarchy .... (0.002 secs)

Found 94 networks

0 errors and 2 warnings found (took 0.006 secs)

Layout DRC (full) found 0 errors, 2 warnings!

Type > and < to step through warnings, or open the ERRORS view in the explorer
```

Figure 49 Full Circuit CLA Design Error Panel