ECE 4525: Project Report 2 + Bonus

Sergei Akhmatdinov Donovan Colo

December 8, 2021

Contents

1	Introduction3					
2	Design3					
	2.1 Finite State Machine Design	3				
	2.2 Hardware Design	4				
	2.3 Material Links	5				
3	Design Evaluation6 3.1 Simulations	C				
	3.1 Simulations	б				
4	Conclusions7					
5	Team Contributions8					
6	Appendix8					
	6.1 FSM Design	8				
	6.2 Project	17				

1 Introduction

In this project report, the design and evaluation of a peripheral I/O (PIO) chip will be discussed. The PIO chip represents a subset of an existing Intel i82C55A chip, with only a single peripheral port, a modified control and status register and only modes 0 and 1 supported. Using the datasheet of the original chip and the given specifications, asynchronous state machines were designed to replicate the chip functionality.

The chip functionality was then tested using the Xilinx Vivado simula- tor, by emulating a behaviour of an external peripheral device and a CPU controlling the peripheral ports and inputs and data ports and inputs respec- tively.

The base project covered mode 0 and mode 1 output only. Input functionality was added as part of the project bonus. For convenience, since the bonus project is a complete system and uses identical code to the base with added functionality, this report will cover the final version of the project, with bonus parts added.

It should be noted that due to time constraints, the VHDL code demonstrated in this report may differ from the VHDL code used in the final demonstration. This is because parts of the code may be modified to make the final design conform better to any initially misunderstood specifications and/or some changes may be made to improve existing functionality shortly after the submission of this report.

2 Design

2.1 Finite State Machine Design

Due to the lengthy process involved in asynchronous state machine design, the paper-and-pencil design process was moved to the Appendix.

The process that was demonstrated in class and used previously in the laboratory assessments was applied to design a rising and a falling edge detector, along with handshake interfaces used by mode 1 for the input and output functionality.

Mode 0 output was implemented as a listener for a rising edge of the ac-

tive low WR signal. Upon receiving a rising edge from WR, the contents of the data bus are either written to the peripheral device or to the control register, depending on the state of the A0 input.

Due to transparency requirements for the Mode 0 input, the interface re- acts to the RD input being low to allow for the data bus to change while the pins on the peripheral inputs change.

Due to the short length of the pulse provided by the edge detectors, their state output was delayed using double inverters to lengthen the pulse.

Mode 1 handshake interface for the peripheral output works as follows: Initially, outputs OBF (Output Buffer Full) and INTR (Interrupt) are high. Input WR is then used to write data to the peripheral bus, using the same logic as Mode O. A falling edge of WR clears the INTR output and a rising edge sets the OBF output. The system then waits for the peripheral device to acknoledge the output by pulsing the ACK input. Signals INTR and OBF are reset to their original states after a falling and a rising edge of ACK re-spectively. The whole process can then be repeated.

Mode 1 handshake interface for the peripheral input works as follows: Initially, outputs IBF (Input Buffer Full) and INTR (Interrupt) are low. The system waits to start input until a falling edge of the STB (Strobe) signal. The falling and rising edge of STB set signals IBF and INTR respectively. The system then waits to write the data to the data bus upon receiving a pulse of the RD signal, reacting to the falling edge of RD only to copy the data. The pulse of RD resets signals INTR on the falling edge and IBF on the rising edge. The whole process can then be repeated.

INTR output for modes 1 can be disabled by setting the control register bit 1 (INTE) to 0, in which case INTR will always be low.

2.2 Hardware Design

A simplified schematic diagram of the module is provided below:

Figure 1: Schematic Diagram

A 3-state setup was provided for the data and peripheral buses, with each input section protected by a non-inverting buffer. The input buffers are enabled only when input to the data or the peripheral buses is required.

3 quadruple NAND gate chips were used to provide bounce-free inputs CE, RD, WR, ACK, and AO. Although AO was not required to be bounce free by the specifications, we decided that it was worth using an extra pair of NAND gates for the input. The RESET signal is represented by BTNC on the Nexys A7 board.

2.3 Material Links

Source materials used can be found in the appendix as follows:

- Project Summary Report
- VHDL Source Code
- Rising Edge Detector
- Falling Edge Detector

- Mode 1 Output State Machine Module
- Mode 1 Input State Machine Module
- Physical Constraints File
- Testing Stimuli

3 Design Evaluation

3.1 Simulations

Postroute simulations using the testing stimuliwere first launched to test the design.




Figure 2: Postroute Simulations

Test steps were performed following the Demo Steps documents from the ECE 4525 website.

Since the design starts in mode 0 input (as per specs), it made sense to start testing the design from the bonus steps.

First, RD and CE relationship is checked. We make sure that the outputs remain in high impedance when CE = '1' or when RD and WR are both '0'. Then, we load the control register to mode 0 input. Nothing should change at this moment. Then, we attempt to input our data by writing 0x5a to the peripheral bus. At this moment, CE is 0, A0 is 0 and RD is pulsed low. Upon detecting the falling edge of RD, the bits in the data bus should mirror those in the peripheral bus. The bits in the peripheral bus are then changed

to test transparency. When the bits on the peripheral bus are switched to 0x5c, the bits on the data bus are changed accordingly. But after the rising edge, D register is latched and chages in P do not affect the data bus any longer. This is demonstrated by setting the peripheral bus to 0xcc.

Afterwards, the control register is loaded to mode 1 input, with interrupt enabled. This is done by switching the least significant bits on the data bus to 111 or setting the data bus to 0x07, setting A0 to 1 and pulsing the WR input. We also set the peripheral bus to 0x69 to anticipate the input operation.

To check the status register, we set A0 to 1 and pulse RD. Once in mode 1, this would show 010. The most significant bit (3) is irrelevant when we are in input mode. We then send a strobe pulse (STB) that sets IBF and INTR high. Now, when we read the status register, we should read 111. We then pulse RD to write the peripheral to the data bus. This sets IBF and INTR to 0.

After testing the input, we write the control register to perform output. This is done by writing 000 to the control register.

In output mode, the data bus register contents are copied to the peripheral upon detecting a rising edge of WR when A0 = 0.

We test this functionality in mode 0 by writing 0x5a and 0xa5. The data is latched after every write.

Mode 1 output is then tested by writing 011 to the control register. 0x3c is written to the peripheral. Status register is checked at critical steps, such as before generating the write (WR) and acknowledge pulses.

The system is then reset to check reset to mode 0 input.

4 Conclusions

The peripheral I/O chip performed as expected by the given specifications. Postroute simulations verified correct functionality, which was then further verified with hardware testing and demonstrations.

Asynchronous Finite State Machines for edge detection and handshaking interfaces were created using a pen-and-paper approach.

5 Team Contributions

Sergei


- FSM design
- VHDL Code
- Nexys A7 board hardware, P and D tri-state hardware and wiring
- Bonus Design
- This Report


Donovan

- Project Schematic
- VHDL Code
- Bounce-free switch hardware and wiring
- Testing assistance
- Bonus Design


6 Appendix

6.1 FSM Design







$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		a b Haguites transition stated by 2 d Z Z
## 10 ##		Jake cooling: a vo
Ssigned state table: \text{VM, ICK } 00 05		z ^N
10		6 10
10		Assignment starte tollar
00 60/01 10/01 60/11 60/11 01 00/01 11/x 00/11 60/11 01 00/01 11/x 00/11 60/01 11 01/x 10/x 10/x 01/01 10 00/01 10/00 11/01 10 00/01 10/00 11/01 Check essential hotzonds: Left sole: Right side. Right side. 00 = 00 no hozond 00 = 00 no hozond 01 = 00 = 00 = 00 delay 10 = 01 = 00 = 00 delay 10 = 01 = 00 = 00 delay		$oldsymbol{U}$
10 00/01 11/x 00/11 6D/01 11 01/x 10/x 10/x 01/01 10 00/01 10/01 10/00 11/01 Check essential horzonds: Zeft Nole: 00 => 00 => 00 no hozond no hazonds 10 => 00 => 00 delay 10 => 01 => 00 => 00 delay	α	
11 01/x 10/x 10/x 01/01 10 00/01 10/01 10/00 11/01 Check essential horzonds: 2eft side: Right side. 00 -> 10 -> 00 -> 10 no hazonds 01 -> 00 -> 00 delay -	0(
10 00/01 10/01 10/00 11/01 Check essential horzonds: Left side: 00 = 10 = 00 = 10 00 = 00 no hozond no hazonds 10 = 01 = 00 = 00 delay 10 = 01 = 00 = 00 delay	2	
Jeft side: 00-710-700-710 00-700-700-700 00-700-700-700 01-700-700-700 delay 10-701-700-700 delay	в	
Jeft side: 00-710-700-710 00-700-700-700 00-700-700-700 01-700-700-700 delay 10-701-700-700 delay		
00 -7 (0 -> 00 -> 10 no hazards 00 -> 00 no hazard 01 -> 00 -> 00 no hazard 01 -> 00 -> 00 no hazard delay 10 -> 01 -> 00 -> 00 delay		
no hazands 01 →00 →00 →00 delay 10 → 01 →00 →00 delay		
10 7 01 700 700 delay_		00 7 10 7 00 7 7 0
		10701700700 delay
		U S S S S S S S S S S S S S S S S S S S




0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1 <i>b</i>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Introduce same delays a Mode o output
	Mode 1 input Princitive state table out: ************************************
	rd, Nb 00 01 11 10
	a xx e00 600 601
	B for XX C11 Box
	c xx do1 @11 601
	d for Oor and xx
	2 foi 600 000 xx
	(f)01 dol xx 601

Implication table








6.2 Project

Figure 3: Project Summary Report



```
signalD_reg : std_logic_vector(7downto0) := (others=> '0'); signalP_reg :
std_logic_vector(7downto0) := (others=> '0'); signalMODE, INTE, TNTR:
std_logic_='0';
signalDIR: std_logic := '1'; signalOBF,IBF:
std_logic:='1';
--Preventrisingedgedetectorsfrombeingoptimizedaway signalWR RISE: std logic := '0'; signalRD FALL: std logic := '0'; attributeDONT_TOUCHofWR_RISE:signalis"true"; attributeDONT_TOUCHofRD_FALL:signalis"true";
signalINTR_I, INTR_II, OBF_I, IBF_I: std_logic;
--signalY1o,Y2o:std logic;
--attributeDONT_TOUCHofY1o,Y2o:signalis"true";
{\bf signal mode1i\_enable,\ mode1o\_enable:\ std\_logic;\ componentedge\_detector\ Port}
(
               X:instd_logic;
RISE:outstd_logic
);
endcomponent;
componentfedge_detector Port
               X:instd_logic;
FALL:outstd_logic
);
endcomponent;
componentperio_mode1w Port
(
               RESET, ENABLE:instd_logic; WR, ACK:instd_logic;
               INTR, OBF, Y1o, Y2o:outstd_logic
);
endcomponent;
componentperio_mode1r
Port
```

```
ENABLE:instd_logic;
RESET:instd_logic;
                              RD, STB, A0:instd_logic;
                              INTR, IBF, Y1o, Y2o:inoutstd_logic
               );
               endcomponent;
begin
BUFEN_I <= '0'when((RD = '0'orRD_FALL = '1')andCE = '0'andA0 = '0'
andDIR='1')else '1';
BUFEN_O<='0'when((WR='0'orWR_RISE='1')andCE='0')else '1';
mode1i_enable <= DIRandMODE;
mode1o_enable <=notDIRandMODE;
mode1o: perio_mode1w
portmap(
              ENABLE => mode1o_enable,
RESET => RESET,
WR => WR,
ACK => ACK,
INTR => INTR_I, OBF
=> OBF_I,
Y1o => Open,
Y2o => Open
);
ENABLE => mode1i_enable,

RESET => RESET,

RD=> RD,

STB => STB,

A0 => A0,

INTR => INTR_II, IBF

=> IBF I,

Y10 => Open,

Y20 => Open
);
wr_edge: edge_detector portmap(
```

```
X => WR,
                                          RISE => WR_RISE
);
rd_edge: fedge_detector portmap(
                                          X => RD,
                                          FALL => RD FALL
);
INTR <= INTR landINTEwhen(mode1o_enable = '1'andRESET = '0')else INTR_llandINTEwhen(mode1i_enable='1'andRESET='0')else '0';
INTR LED <= INTR;
OBF <= OBF_Iwhen(mode1o_enable = '1'andRESET = '0')else '1';
OBF_LED <= OBF;
IBF<=IBF Iwhen(mode1i enable='1'andRESET='0')else'0';</pre>
IBF_LED <= IBF;</pre>
D <=
                                          (others=> 'Z')when(CE = '1')else
                                          (0 => IBF, 1 => INTE, 2 => INTR, 3 => OBF, others=> '0')when
                     (MODE='1'andRD='0'andA0='1')else
P_regwhen(DIR ='1')else
                                          (others=>'Z');
D_reg <= (others=> '0')when(RESET = '1')else
                                                Dwhen(WR_RISE = '1'andA0 = '0'andCE = '0'andDIR = '0')
                      else
                                               D_reg;
P_reg <= (others=> '0')when(RESET = '1')else
                                          Pwhen(RD FALL='1'andA0='0'andCE='0'andDIR='1'and MODE = '1')else
                                           Pwhen (R\overline{D} = '0') and R\overline{D} = '0' and R\overline{D} = '1' and R\overline
                                          ='0')else
                                               P_reg;
                                          (others=>'Z')when(CE ='1')else
D_regwhen(DIR = '0')else (others=>
'Z');
P <=
```

Listing 1: Source Code

--Adddelaystolengthenthedurationof

```
--thepulse
Y1 <=not(not(notX)); delay1
<=not(notY1); delay2
<=not(notdelay1); delay3
<=not(notdelay2); delay4
<=not(notdelay3); delay5
<=not(notdelay4); delay6
<=not(notdelay5); delay7
<=not(notdelay5); delay7
<=not(notdelay5); delay8
<=not(notdelay5); RISE <= Xanddelay8;
endBehavioral;
```

Listing 2: Rising Edge Detector

```
delay4 <=not(notdelay3)
delay5 <=not(notdelay4)
delay6 <=not(notdelay6)
delay7 <=not(notdelay6)
delay8 <=not(notdelay7)
FALL<=notXandnotdelay8;
```

endBehavioral;

Listing 3: Falling Edge Detector

```
libraryIEEE; useIEEE.STD_LOGIC_1164.ALL;
entityperio_mode1ris Port
                     ENABLE:instd_logic;
RESET:instd_logic;
RD, STB, A0:instd_logic;
                     INTR, IBF, Y1o, Y2o:inoutstd_logic
          );
endperio_mode1r;
begin
          --needtolatchstatesandoutputsifA0='1'toallow
          --forstatusregreading y1 <= ((notSTB)or (y1andRD)or (y1andnoty2))andnotRESETandENABLEwhen(A0 = '0')
     else
                     y1;
                     ((noty1andy2andnotSTB)or
(noty1andy2andnotRD)or
(y1andnotRDandSTB)or
          y2
                     (y2andnotRDandSTB))andnotRESETandENABLEwhen(A0
     = '0')else
                     y2;
          INTR<=y1andRDandSTBwhen(A0='0')else INTR;
```

```
IBF<=y1ornotSTBor(y2andnotRD)when(A0='0')else IBF;
endBehavioral;</pre>
```

Listing 4: Mode 1 Input

```
libraryIEEE; useIEEE.STD_LOGIC_1164.ALL;
entityperio_mode1wis
Port
                     ENABLE:instd logic;
RESET:instd logic; WR,
ACK:instd_logic;
                      INTR, OBF, Y1o, Y2o:outstd_logic
          );
endperio_mode1w;
architectureBehavioralofperio_mode1wis
          --attributeDONT TOUCH;string; signaly1,y2:std_logic:='0';
           --attributeDONT_TOUCHofy1,y2:signalis"true";
begin
          --y1<=((ACKandY1)or
          --(notWRandACK)or
          --(WRandY1andnotY2))andnotRESETandENABLE;
          y1 <= ((y1andACK)or
                     (notWRandACK)or
(y1andnoty2andWR))andnotRESETandENABLE;
          --y2<=((WRandnotACKandY2)or
          --(notWRandY1andY2)or
          --(WRandnotACKandY1)or
          --(notWRandACKandnotY1andY2))andnotRESETand ENABLE;
                      ((y1andy2andnotACK)or
(y1andWRandnotACK)or
(y2andWRandnotACK)or
```

(noty1andy2andnotWRandACK))andnotRESETand

ENABLE; --INTR<=(WRandACKandnotY1)or(WRandnotY1andnotY2); INTR <= (noty1andnoty2andWR)or(noty1andWRandACK); OBF<=notY1ornotWRornotACK; Y1o <= Y1; Y2o <= Y2; endBehavioral;

Listing 5: Mode 1 Output

```
set_property_ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets D*] set_property_ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets IBF*] set_property_ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets OBF*] set_property_ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets INTR_LED*]

# A0 gets registered as a clock

set_property -dict { PACKAGE_PIN_C17 IOSTANDARD LVCMOS33 } [get_ports { D[0] }];

#IO L20N_T3_A19_15 Sch=ia[1]

set_property -dict { PACKAGE_PIN_D18 IOSTANDARD LVCMOS33 } [get_ports { D[1] }];

#IO L21N_T3_DOS_A18_15 Sch=ia[2]

set_property -dict { PACKAGE_PIN_E18 IOSTANDARD LVCMOS33 } [get_ports { D[2] }];

#IO L21P_T3_DOS_15 Sch=ia[3]

set_property -dict { PACKAGE_PIN_E18 IOSTANDARD LVCMOS33 } [get_ports { D[3] }];

#IO L18N_T2_A23_15 Sch=ia[4]

set_property -dict { PACKAGE_PIN_D17 IOSTANDARD LVCMOS33 } [get_ports { D[4] }];

#IO L16N_T2_A27_15 Sch=ia[7]

set_property -dict { PACKAGE_PIN_E18 IOSTANDARD LVCMOS33 } [get_ports { D[5] }];

#IO L16N_T2_A28_15 Sch=ia[8]

set_property -dict { PACKAGE_PIN_E17 IOSTANDARD LVCMOS33 } [get_ports { D[6] }];

#IO L22N_T3_A16_15 Sch=ia[9]

set_property -dict { PACKAGE_PIN_G18 IOSTANDARD LVCMOS33 } [get_ports { D[7] }];

#IO_L22N_T3_A17_15 Sch=ia[10]

set_property -dict { PACKAGE_PIN_G18 IOSTANDARD LVCMOS33 } [get_ports { D[7] }];

#IO_L12P_T3_A17_15 Sch=ia[10]

set_property -dict { PACKAGE_PIN_G18 IOSTANDARD LVCMOS33 } [get_ports { D[7] }];

#IO_L12P_T3_A17_15 Sch=ia[10]

set_property -dict { PACKAGE_PIN_G18 IOSTANDARD LVCMOS33 } [get_ports { D[7] }];

#IO_L12P_T0_ADOP_15 Sch=ia[10]
```

```
P[1] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
set_property -dict { PACKAGE_PIN G16 IOSTANDARD LVCMOS33 } [get_ports { P[2] }];

#IO_L13N_T2_MRCC_15 Sch=ib[3]
set_property -dict { PACKAGE_PIN H14 IOSTANDARD LVCMOS33 } [get_ports { P[3] }];

#IO_L15P_T2_DOS_15 Sch=ib[4]
set_property -dict { PACKAGE_PIN H14 IOSTANDARD LVCMOS33 } [get_ports { P[4] }];

#IO_L1N_T1 SRCC_15 Sch=ib[7]
set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS33 } [get_ports { P[4] }];

#IO_L5P_T0_AD9P_15 Sch=ib[8]
set_property -dict { PACKAGE_PIN G13 IOSTANDARD LVCMOS33 } [get_ports { P[6] }];

#IO_0_15 Sch=ib[9]
set_property -dict { PACKAGE_PIN G13 IOSTANDARD LVCMOS33 } [get_ports { P[6] }];

#IO_13P_T2_MRCC_15 Sch=ib[10]
 set property -dict { PACKAGE PIN K1 IOSTANDARD LVCMOS33 } [get ports { RD
           }]; #IO_L23N_T3_35 Sch=jc[1]
 set property -dict { PACKAGE PIN F6 IOSTANDARD LVCMOS33 } [get ports { WR
          }]; #IO L19N T3 VREF 35 Sch=jc[2]
 set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS33 } [get_ports { A0
           }]; #IO L22N T3 35 Sch=jc[3]
 set_property -dict { PACKAGE_PIN G6 IOSTANDARD LVCMOS33 } [get_ports { ACK
          }]; #IO_L19P_T3_35 Sch=jc[4]
 set_property -dict { PACKAGE_PIN E7 IOSTANDARD LVCMOS33 } [get_ports { CE
           }]; #IO L6P T0 35 Sch=jc[7]
 set_property -dict { PACKAGE_PIN J3 IOSTANDARD LVCMOS33 } [get_ports { STB
           }]; #IO_L22P_T3_35 Sch=jc[8]
 set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports {
           RESET }]; #IO_L9P_T1_DQS_14 Sch=btnc
#set_property -dict { PACKAGE_PIN J4 IOSTANDARD LVCMOS33 } [get_ports{STB }];
    #IO_L21P_T3_DQS_35 Sch=ic[9]
#set_property-dict { PACKAGE_PIN E6 IOSTANDARD LVCMOS33 } [get_ports { JC[10] }];
    #IO_L5P_T0_AD13P_35 Sch=ic[10]
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports{MODE_LED }];
    #IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports{INTE_LED }];
    #IO_L24P_T3_RS1_15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports{INTR_LED }];
    #IO_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports{OBF_LED }];
    #IO_L8P_T1_D11_14 Sch=led[3]
set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports{IBF_LED }];
    #IO_L7P_T1_D09_14 Sch=led[4]
```

Listing 6: Physical Constraints

restart

add_force STB 1 add_force ACK 1 add_force CE 1 add_force AO 1 add_force RD 1 add_force WR 1 add_force RESET 1 run 100ns

```
add_force RD 0
add_force RESET 0
run 50ns
add_force RD 1
add_force CE 0
run 50ns
add_force -radix hex D 0x04 add_force
WR 0
run 50ns
add_force WR 1
run 10ns
remove_force D
run 50ns
add_force -radix hex P 0x5a add_force A0 0
add_force RD 0
run 50 ns
add_force -radix hex P 0x5c run
50ns
add_force RD 1
run 10ns
add_force -radix hex P 0xcc
run 50ns
add_force -radix hex D 0x07 add_force A0 1
add_force WR 0
run 50ns
add_force WR 1
run 10ns
remove_force D
run 50ns
```

```
add force RD 0
run 50ns
add_force RD 1

add force -radix hex P 0x69
add_force AO 0
add_force STB 0
run 50ns
add force STB 1
run 50ns
add force RD 1
run 10ns
add force RD 0
run 50ns
add force RD 1
run 50ns
add force RD 0
run 50ns
add force RD 1
run 10ns
add force RD 1
run 10ns
add force WR 0
run 50ns
add force WR 0
run 50ns
add force WR 1
run 10ns
add force WR 1
run 10ns
add force AO 0
add force AO 0
add force AO 0
add force WR 0
run 50ns
add force WR 1
run 10ns
```

```
remove_force D
run 50ns
add_force -radix hex D 0xa5 add_force
WR D
run 50ns
add_force WR 1
run 10ns
remove_force D
run 50ns
add_force A0 1
add_force WR 0
run 50ns
add_force WR 1
run 10ns
remove_force D
run 50ns
add_force RD 0
run 50ns
add_force RD 0
run 50ns
add_force RD 1
run 50ns
add_force WR 1
run 50ns
add_force WR 1
run 50ns
add_force A0 0
add_force WR 1
run 50ns
add_force RD 0
run 50ns
add_force RD 0
run 50ns
add_force RD 1
run 50ns
add_force ACK 0
run 50ns
add_force ACK 0
run 50ns
add_force ACK 1
run 50ns
add_force RD 0
```

```
run 50ns
add_force RD 1
run 50ns
add_force A0 0
add_force -radix hex D 0xc3
add_force WR 0
run 50ns
add_force WR 1
run 10ns
remove_force D
add_force RESET 1
run 50ns add force
RESET 0 run 50ns
```

Listing 7: Testing File