# VLSI LAB Digital Assignment 6

Submitted by:

Swarup Tripathy — 19BEE0167



### **School of Electrical Engineering**

Faculty: Professor Balamurugan S

Course: **EEE-4028** 

Course Name: VLSI Lab

Lab Slot: **L43** + **L44** 

This work is submitted in partial fulfilment of the requirement of the award of the degree of Bachelor of Technology in EEE

April 21, 2022

## 4-BIT and 5-BIT BINARY SQUARER

### **Objectives**

- 1. To provide students with the background needed to design, develop, and test digital arithmetic circuits using IEEE standard Verilog HDL.
- 2. To provide an understanding complex arithmetic circuit design principles and its architecture design.

#### **Outcomes**

1. After completion of this course the students will be familiar with design and implementation of Digital Arithmetic building blocks using Verilog HDL and Modelsim Software.


#### AIM

1. Design a 4bit and 5bit binary squarer using full adders and half adders.

### **REQUIRED SOFTWARE**

- 1. Model sim software for simulation
- 2. Microsoft Visio for making flowchart
- 3. Documentation to be done using LEX

### **CIRCUIT DIAGRAM**



### **Design Code for 5bit**

1. **Verilog Module** — designcode.v

### **Design Code for 4bit**

1. **Verilog Module** — designcode.v

```
module squarer_4bit_19BEE0167(input [3:0]a,
output [7:0]p);
//wire[5:0]w;
wire[4:0]w;

assign p[0]=a[0];
assign p[1]=0;
assign p[2]=(a[1]&(~a[0]));

ha_df_19BEE0167 ha1((a[1]&a[0]),(a[2]&a[0]),p[3],w[1]);
fa_df_19BEE0167 fa1((a[2]&(~a[1])),(a[3]&a[0]),w[1],p[4],w[2]);
fa_df_19BEE0167 fa2((a[2]&a[1]),(a[3]&a[1]),w[2],p[5],w[3]);
ha_df_19BEE0167 ha2((a[3]&(~a[2])),w[3],p[6],w[4]);
//ha_df ha3((a[3]&a[2]),w[4],p[7],w[5]);
assign p[7]=((a[3]&a[2])^w[4]);
```

#### 2. Fulladder.v

```
module fa_df_19BEE0167(input a,b,cin,output sum,cout);
assign sum=a^b^cin;
assign cout=(a^b)&cin|(a&b);
endmodule
```

#### 3. Halfadder.v

```
module half_adder(input a,b, output sum,cout);
xor x1(sum,a,b);
and a1(cout,a,b);
endmodule
```

#### 4. **Test Fixture** — Test.v

```
module tb_squarer_5bit_19BEE0167_test;
reg[4:0]A;
wire[9:0]S;
reg[9:0]check;
squarer_5bit_19BEE0167 uut(A,S);
initial repeat(10) begin
A = $random;
check = A*A;
#10 $display($time," %d=%d(%d) ",A,S,check);
end
endmodule
```


#### 5. **Test Fixture** — Test.v


```
module tb_squarer_4bit_19BEE0167_test;
reg[3:0]A;
wire[7:0]S;
reg[7:0]check;
```

```
squarer_4bit_19BEE0167 uut(A,S);
initial repeat(10) begin
A = $random;


check = A*A;
#10 $display($time," %d=%d(%d) ",A,S,check);
end
endmodule
```


### 6. Output






#### 7. Console Output






### Result

1. Successfully the 4-bit and 5 bit binary squarer has been designed and the output was verified.



	# 10 \$display (\$time, "Yd = Y.d (Y.d)", A.A.S. check);
» squarer designade x	end
est Court Brold.	endmodule Six Wi
module squares Shit (input 14:01a. output (9:01p):	117 2702
output (1. usp)	HBIT SQUARER 22/01
win [1:0] w; assign plo]= a[0]; as a a a a a a a a a a a a a a a a a a	TBIT SQUARER
assign plo] = a lo];	FRY PAGE
aragn plit = 0;	» squarus designecode v
asign p[1] = (a[i] {~(a[i]));	
ha of has ((a(=)4a(=)), (a(i)4a(=)), p(=), w(i));	module squarer that lingut 13:07a.
for of fal ((a/3) (a/0)), (a/2) &~a(1)), w(1), p(4), w(2));	anga (7:0]p);
for of faz ((a(4) fa(0)), (a(3) fa(1)), w(2), w(2), w(4));	wine [4:0] w;
fa of fas ((a[4] fa[1]), (a[5] f~a[2])), w[4], p[6], w[5]);	assign p[0] = q[0];
for for ((α[+] fa[+)), (a[5] fa[2]), ω[5], ρ[6], ω[6]);	assign p[1] = 0;
fo. ab for ((a[4] 4-(a[8])), ω[6], ρ[8], ω[7]);	assign p(2) - (a(1) & (-a(6)));
m-ag m2 ((a1414-(a1511), was , p101, will),	
assign p[9] = ((a[4]{a[3])^w[]);	ha of hat ((ali) 40[0]), (a[2]40[0]), p[3], w[1]);
assign p[5] = ((a[2] {a[1]) w[s]);	fo df fat ((a(2) & (va(1))), (a(3) fa(0)), w(1), p(4), w(2));
endmodule de lagril la est allabore	fa of fa2 ((a[2] fa[1]), (a[3] fa[1]), w[2], p[5], w[5]);
The same to be	ha of haz ((a(3) f (~a(2))), w(3), p(6), w(4));
» squarur_testerh.v	The last of the la
approved a constant	assign p[7] = ((a[3] fa[7]) ~ w[47);
module the source test;	acody, biil - ((ars) tars)
MA [4:0] A:	enclaredult
wou [9:0] s ;	Chimedia
ма [9:0] check;	» testbooch thitsquarer. Y
San Andrews Love State of the S	Costborch Tollsquidser
squaren Stit uut (A.S);	module to squarer, 4bit toll;
initial suggest(10) begin	
A = \$ kandom; :(CAS A SACE) (CASA) = turn across	12 (2: 0] A ;
sheek = A * A;	sug [7:0] chuck;
next.	Equatur. 4bit unt (A.S.);



#### Inference

1. In this experiment learnt about how to construct multiple-bit adders.