VLSI LAB Digital Assignment 8

Submitted by:

Swarup Tripathy — 19BEE0167



School of Electrical Engineering

Faculty: Professor Balamurugan S

Course: **EEE-4028**

Course Name: VLSI Lab

Lab Slot: **L43** + **L44**

This work is submitted in partial fulfilment of the requirement of the award of the degree of Bachelor of Technology in EEE

April 21, 2022

PIPELINED MAC DESIGN

Objectives

- 1. To provide students with the background needed to design, develop, and test digital arithmetic circuits using IEEE standard Verilog HDL.
- 2. To provide an understanding complex arithmetic circuit design principles and its architecture design.

Outcomes

1. After completion of this course the students will be familiar with design and implementation of Digital Arithmetic building blocks using Verilog HDL and Modelsim Software.

AIM

1. Design a pipelined mac design using 4bit, 8bit and 10 bit pipeline.


REQUIRED SOFTWARE

- 1. Model sim software for simulation
- 2. Microsoft Visio for making flowchart
- 3. Documentation to be done using LTFX

CIRCUIT DIAGRAM

MULTIPLIER AND ACCUMULATOR

Swarup Tripathy - 19BEE0167



Design Code

1. **Verilog Module** — designcode.v

```
module pipeline_MAC(input clk, rst, input[3:0] a,b, output[9:0]y);
wire[3:0]w1,w2;
wire[7:0]w3,w4;
wire[9:0]w5,w6;
pipo_4b p1(clk, rst, a, w1);
pipo_4b p2(clk, rst, b, w2);
assign w3=w1*w2;
pipo_8b p3(clk, rst, w3, w4);
assign w5=w4+w6;
pipo_10b p4(clk, rst, w5, w6);
assign y=w6;
endmodule
```

2. pipo8bit.v

```
module pipo_8b(input clk, rst, input[7:0]d, output reg[7:0]q);
always@(posedge clk, negedge rst)
begin
if(!rst)
q<='b0;
else
q<=d;
end
endmodule</pre>
```

3. pipo10bit.v

```
module pipo_10b(input clk, rst, input[9:0]d, output reg[9:0]q);
always@(posedge clk, negedge rst)
begin
if(!rst)
q<='b0;
else
q<=d;
end
endmodule</pre>
```

4. pipo4bit.v


```
module pipo_4b(input clk, rst, input[3:0]d, output reg[3:0]q);
always@(posedge clk, negedge rst)
```

```
begin
if(!rst)
q<='b0;
else
q<=d;
end
endmodule</pre>
```


5. **Test Fixture** — Test.v

```
module pipeline_MAC_test();
reg clk,rst;
reg[3:0]a,b;
wire[9:0]y;
pipeline_MAC UUT(clk, rst, a, b, y);
initial begin
rst=1'b0;
clk=1'b0;
tlk=1'b0;
#5;
rst=1'b1;
a=4'b0100;
b=4'b1010;
#10;
end
always #5 clk=~clk;
```

6. Output





7. Console Output




Result


1. Successfully the pipeline mac multiplier has been designed and the output was verified.





7	output [9:0]y)
	(AA) *(AA)
μία [3:0] ω, , ω, ;	
wie [7:0] w3, wy;	(8+A) · (8+A)
wine [9:0] ws, w6;	
	The state of the s
pip-4 bit p1 (clk, xuset,	
pip-4bit pa (clk , suset	, b, w.);
assign, $\omega_s = \omega_1 * \omega_2$;	Bull October
- 6 1	sweeting light metarolic
pip 8 bit p3 (dk, suset,	w3, w4);
Algian 12 = 12 112	
assign $\omega_s = \omega_u + \omega_c$,	
pip-10bit lelk, xuset, ws, w	1 \.
088ign y = w[6];	(6)
endmodule	
TESTBENCH	
module pipelined mac to	est ();
sug city, suset;	
rug (3:0]a,b;	
wire [9:0]y;	





Inference

1. In this experiment learnt about how to construct pipelined MAC design.