# THE COOPER UNION FOR THE ADVANCEMENT OF SCIENCE AND ART

A Practical Method for the Implementation of Cascading Tetrominoes with Digital Logic

Arnold Wey, EE '18

-&-

Camilo Gaitan, CE '18

A thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Engineering

May 13, 2015

Professor Jared Harwayne-Gidansky
Thesis Advisor

# Contents

1	Abstract	3
2	Design Considerations	4
3	Sample Code	6
4	Tables	12

1 ABSTRACT 3

#### 1 Abstract

The objective of the project is a digital logic port of the 1984 game Tetris, which involves the manipulation of a falling shape in a vertical board. Key features of gameplay are the random generation of falling Tetrominoes, the ability to move the falling shape (henceforth referred to as "Mino") left, right, and rotate it, and the deletion of full lines.

Tetrominoes are hard coded into an EEPROM, which is addressed by counters controlled by buttons.

The Field itself is rendered row-by-row from the bottom up, while processing each row and checking for a full row, an empty row, and selecting either the current row or the next row to write into RAM. The bottom row of the mino, RowBottom, corresponds to its location in the board and is compared with the current row being processed, which determines whether to enable the output of the corresponding row from the EEPROM. This RowBottom is maintained by a 3-bit down counter.

The output is displayed by sinking current on 1 row of the LED matrix at a time, while sourcing power to the appropriate "x" ordinates.

This happens at a high frequency; the frame looks whole via persistence of

vision.

The project demonstrates the basic functionality of Tetris. Additional safeguards could be implemented but weren't defined in the project specs, such as Left/Right collision detection, wall collision detection, increased falling speed as the game progresses, and scoring system.

#### 2 Design Considerations

These solutions were devised through an iterative process which slowly decreased the number of boards required to implement Tetris. The original design required over 30 boards, which has slowly been trimmed down to around 14.

Tetris has been traditionally implemented on a 10x20 board, which was an awkward number of inputs to MUX, and required an extra chip for every part of the circuit that used MUXs, as well as 3 4-bit shift registers instead of 2. What made this factor even worse was the original implementation to display the board.

Originally, the Tetromino would be loaded into a RAM separate from the RAM storing the FIELD. The outputs from the two RAMs would be timedomain MUXed to individual LEDs. Reducing the board to 8x16 brought the board count to 24.

Then, we considered loading each shape into 4 8-bit Universal Shift Registers (8 4-bit SRs), which could be manipulated and fed into rotation matrices in order to manipulate the output.

While building, we realized that hard-coding the possible states of each row containing a Tetromino could fit inside the EEPROM, completely eliminating the need for the 4 shift registers storing each row that would handle shifting left and right, not to mention save the cost of Universal Shift Registers, which are quite costly.

This brought the total board count to around 18, but required writing 1024 unique rows

The need to manually write 1024 bytes prompted an investigation in automating the process. There's no simple way to handle rotation, so

4rows\*8shapes\*4orientations = 128rows were written manually into input.txt

shapeTest.c prints out all the possible offsets of each shape's orientations, read from input.txt. The stdout from shapeTest is redirected into Swag.txt. The debugging output is manually cleaned up, and used as input to bintext2bin. bintext2bin.c converts input from a text file containing 8bit rows encoded as ASCII 1's and 0's into a bin file with equivalent information. (output.bin) This bin file was loaded into the memory buffer at even addresses, for pinning convenience. Additionally, this allows the LSB on the EEPROM to be used as a logical disable.

Asserting 1 row at a time from the EEPROM and the RAM allows us to do away with another set of MUXs, and performing a bit-wise OR to control the display.

After cutting down the number of boards required to control the shape, we needed to reexamine the logic handling the RAM.

In order to access and manipulate information within the RAM, they must be stored and displayed on Shift Registers.

Writing back into the RAM requires having read and write information asserted on the same bus. This requires the use of a Tri-State enabled MUX.

A few more boards were saved by implementing Truth Table 1 on page 12 into a GAL chip, Overlap.

That Truth Table simplifies into Truth Table 2 on page 13, and results in the following Equivalent Expression:

```
\begin{aligned} Overlap &= (B2 + B3 + B4 + !A2) * (B2 + B3 + !A2 + !A4) * (B2 + B3 + !A2 + !A3) * \\ (B2 + B4 + !A2 + !A3) * (B2 + !A2 + !A3 + !A4) * (!B1 + A1) * (B1 + !A1 + !A2) * \\ (!B2 + A1 + A2) * (B1 + B2 + !A1) * (B2 + !B3 + A2 + A3) * (!B2 + B3 + B4 + A2) * \\ (!B2 + A2 + !A3 + !A4) * (!B2 + !B3 + !A2 + A3) * (B2 + !B3 + !B4 + A2 + A4) * \\ (B2 + !B4 + A2 + A3 + A4) * (!B2 + B3 + A2 + !A3) * (!B2 + B3 + A2 + !A4) * \\ (!B2 + B4 + A2 + !A3) * (!B2 + !B3 + !B4 + !A2 + A4) * (!B2 + !B4 + !A2 + A3 + A4) \end{aligned}
```

This had few enough product terms to fit onto a GAL16v8, and upon securing approval, we programmed the chip using WinCUPL and the ChipMaster 6000 graciously provided to us by the Cooper Union Electrical Engineering Department.

The Overlap.PLD source code, followed by snippets of the test vector file, can be found on page 6.

## 3 Sample Code

#### Overlap.PLD

```
Overlap;
Name
Partno 01;
Date
     4/24/2015;
Rev
       01;
Designer Arnold Wey;
Company
           CU Later;
Assembly None;
Location None;
Device g16v8;
/**Inputs**/
Pin 1 = A1;
Pin 2 = A2;
Pin 3 = A3;
Pin 4 = A4;
Pin 5 = B1;
Pin 6 = B2;
Pin 7 = B3;
Pin 8 = B4;
/**Outputs**/
Pin 15 = I1;
Pin 16 = I2;
Pin 17 = I3;
Pin 18 = I4;
Pin 14 = Overlap;
Pin 13 = NotOverlap;
00 = B2#B3#B4#!A2;
01 = B2#B3#!A2#!A4;
02 = B2#B3#!A2#!A3;
03 = B2#B4#!A2#!A3;
04 = B2\#!A2\#!A3\#!A4;
05 = !B1#A1;
06 = B1#!A1#!A2;
07 = !B2#A1#A2;
08 = B1#B2#!A1;
09 = B2#!B3#A2#A3;
010 = !B2#B3#B4#A2;
011 = !B2#A2#!A3#!A4;
012 = !B2#!B3#!A2#A3;
013 = B2#!B3#!B4#A2#A4;
014 = B2#!B4#A2#A3#A4;
015 = !B2#B3#A2#!A3;
016 = !B2#B3#A2#!A4;
017 = !B2#B4#A2#!A3;
018 = !B2#!B3#!B4#!A2#A4;
```

3 SAMPLE CODE

```
019 = !B2#!B4#!A2#A3#A4;

/*Combining Terms*/
I1 = [00, 01, 02, 03, 04, 010,015]: & ;
I2 = [05, 06, 07, 08, 09]: & ;
I3 = [011,013]: & ;
I4 = [016,017,018,019]: & ;

/*Final Terms*/
Overlap = [I1, I2, I3, I4,014,012]: & ;
NotOverlap = !Overlap;
```

7

#### Overlap.SI

```
Name
          Overlap;
PartNo
          01;
Date
          4/24/2015;
Revision 01;
Designer
          Arnold Wey;
Company
          CU Later;
Assembly
          None;
Location None;
Device
          g16v8;
ORDER: B1, B2, B3, B4, A1, A2, A3, A4, Overlap, NotOverlap;
VECTORS:
0000000HL
0000001HL
0000010HL
00000011HL
00000100LH
00000101LH
00000110LH
00000111LH
00001000LH
  . . .
```

#### 8AndNor.PLD

```
Name 4bSel;
Partno 01;
Date 4/15/2015;
Rev 01;
Designer Arnold Wey;
Company CU Later;
Assembly None;
Location None;
Device g22v10;
/**Inputs**/
Pin 1 = ADD;
Pin 4 = A0;
Pin 5 = A1;
Pin 6 = A2;
Pin 7 = A3;
Pin 8 = B0;
Pin 9 = B1;
Pin 10 = B2;
Pin 11 = B3;
/**Outputs**/
Pin 18 = Y3;
Pin 19 = Y2;
Pin 20 = Y1;
Pin 21 = Y0;
YO = AO \& !ADD;
APPEND YO = BO & ADD;
Y1 = A1 & !ADD;
APPEND Y1 = B1 & ADD;
Y2 = A2 & !ADD;
APPEND Y2 = B2 & ADD;
Y3 = A3 & !ADD;
APPEND Y3 = B3 & ADD;
```

. . .

```
8AndNor.SI
Name
        8AndNor;
PartNo 01;
Date
        4/15/2015;
<Revision></Revision>;
Designer Arnold Wey;
Company CU Later;
Assembly None;
Location None;
Device g16v8;
ORDER: I7, I6, I5, I4, I3, I0, I1, I2, AND, OR;
VECTORS:
0000000LL
0000001LH
0000010LH
00000011LH
00000100LH
00000101LH
00000110LH
00000111LH
00001000LH
00001001LH
00001010LH
00001011LH
00001100LH
```

```
4BSel.PLD
Name 4bSel;
Partno 01;
Date 4/15/2015;
Rev 01;
Designer Arnold Wey;
Company CU Later;
Assembly None;
Location None;
Device g22v10;
/**Inputs**/
Pin 1 = ADD;
Pin 4 = A0;
Pin 5 = A1;
Pin 6 = A2;
Pin 7 = A3;
Pin 8 = B0;
Pin 9 = B1;
Pin 10 = B2;
Pin 11 = B3;
/**Outputs**/
Pin 18 = Y3;
Pin 19 = Y2;
Pin 20 = Y1;
Pin 21 = Y0;
YO = AO \& !ADD;
APPEND YO = BO & ADD;
Y1 = A1 & !ADD;
APPEND Y1 = B1 & ADD;
Y2 = A2 \& !ADD;
APPEND Y2 = B2 & ADD;
Y3 = A3 & !ADD;
APPEND Y3 = B3 & ADD;
```

```
4BSel.SI -
        4bSel;
Name
PartNo 01;
Date
        4/15/2015;
<Revision></Revision>;
Designer Arnold Wey;
Company CU Later;
Assembly None;
Location None;
Device g22v10;
ORDER: AO, ADD, BO, A1, B1, A2, B2, A3, B3, Y0, Y1, Y2, Y3;
VECTORS:
00000000LLLL
00000001LLLL
00000010LLLH
000000011LLLH
000000100LLLL
000000101LLLL
000000110LLLH
000000111LLLH
000001000LLHL
000001001LLHL
000001010LLHH
000001011LLHH
000001100LLHL
000001101LLHL
000001110LLHH
000001111LLHH
```

## 4 Tables

## Overlap, Unminimized

B1	B2	В3	B4	A1	A2	A3	A4	Overlap	!Overlap
0	0	0	0	0	0	0	0	H	L
0	0	0	0	0	0	0	1	Н	L
0	0	0	0	0	0	1	0	Н	L
0	0	0	0	0	0	1	1	Н	L
0	0	0	0	0	1	0	0	${ m L}$	Н
0	0	0	0	0	1	0	1	${ m L}$	Н
0	0	0	0	0	1	1	0	${ m L}$	Н
0	0	0	0	0	1	1	1	${ m L}$	Н
0	0	0	0	1	0	0	0	${ m L}$	Н
0	0	0	0	1	0	0	1	${ m L}$	Н
0	0	0	0	1	0	1	0	${ m L}$	Н
0	0	0	0	1	0	1	1	${ m L}$	Н
0	0	0	0	1	1	0	0	${ m L}$	Н
0	0	0	0	1	1	0	1	L	Н
0	0	0	0	1	1	1	0	${ m L}$	Н
0	0	0	0	1	1	1	1	${ m L}$	Н
0	0	0	1	0	0	0	0	L	Н
0	0	0	1	0	0	0	1	H	L
0	0	0	1	0	0	1	0	H	L
0	0	0	1	0	0	1	1	Н	L
0	0	0	1	0	1	0	0	Η	L
0	0	0	1	0	1	0	1	${ m L}$	Н
0	0	0	1	0	1	1	0	${ m L}$	Н

Table 1: Abbreviated

4 TABLES 13

## Overlap, Minimized

A1	A2	A3	A4	B1	B2	В3	B4	Overlap
1	1	0	0	1	1	X	X	1
0	1	0	0	0	1	X	X	1
1	0	0	0	1	0	X	X	1
0	0	0	0	0	0	X	X	1
1	1	0	X	1	1	1	X	1
1	1	X	0	1	1	1	X	1
0	1	X	0	0	1	1	X	1
1	0	0	X	1	0	1	X	1
1	0	X	0	1	0	1	X	1
0	0	0	X	0	0	1	X	1
0	0	X	0	0	0	1	X	1
1	0	1	X	1	1	0	X	1
0	0	1	X	0	1	0	X	1
1	1	0	X	1	1	X	1	1
1	0	0	X	1	0	X	1	1
0	0	0	X	0	0	X	1	1
1	1	X	X	1	1	1	1	1
1	0	X	X	1	0	1	1	1
0	X	1	1	0	1	X	0	1
0	1	1	0	1	0	0	X	1
0	X	1	1	0	0	1	1	1
1	0	1	1	1	1	X	0	1
1	0	X	1	1	1	0	0	1
0	0	X	1	0	1	0	0	1
0	1	0	1	1	0	0	0	1
0	1	0	X	0	1	1	X	1
0	1	X	1	0	1	0	1	1

Table 2: Overlap, Minimized

4 TABLES 14

## 4BSel, Unminimized

A0	ADD	В0	A1	B1	A2	B2	A3	В3	Y0	Y1	Y2	Y3
0	0	0	0	0	0	0	0	0	L	L	L	L
0	0	0	0	0	0	0	0	1	L	L	L	L
0	0	0	0	0	0	0	1	0	L	L	L	Н
0	0	0	0	0	0	0	1	1	L	L	L	Н
0	0	0	0	0	0	1	0	0	L	L	L	L
0	0	0	0	0	0	1	0	1	L	L	L	L
0	0	0	0	0	0	1	1	0	L	L	L	Н
0	0	0	0	0	0	1	1	1	L	L	L	Н
0	0	0	0	0	1	0	0	0	L	L	H	L
0	0	0	0	0	1	0	0	1	L	L	H	L
0	0	0	0	0	1	0	1	0	L	L	H	Н
0	0	0	0	0	1	0	1	1	L	L	H	Н
0	0	0	0	0	1	1	0	0	L	L	H	L
0	0	0	0	0	1	1	0	1	L	L	H	L
0	0	0	0	0	1	1	1	0	L	L	H	Н
0	0	0	0	0	1	1	1	1	L	L	H	Н
0	0	0	0	1	0	0	0	0	L	L	L	L
0	0	0	0	1	0	0	0	1	L	L	L	L
0	0	0	0	1	0	0	1	0	L	L	L	Н
0	0	0	0	1	0	0	1	1	L	L	L	Н
0	0	0	0	1	0	1	0	0	L	L	L	L
0	0	0	0	1	0	1	0	1	L	L	L	L
0	0	0	0	1	0	1	1	0	L	L	L	Н
0	0	0	0	1	0	1	1	1	L	L	L	Н

Table 3: Abbreviated

## $8 And Nor, \, Unminimized$

I7	I6	I5	I4	I3	I0	I1	I2	AND	OR
0	0	0	0	0	0	0	0	L	L
0	0	0	0	0	0	0	1	L	H
0	0	0	0	0	0	1	0	L	H
0	0	0	0	0	0	1	1	L	H
0	0	0	0	0	1	0	0	L	H
0	0	0	0	0	1	0	1	L	H
0	0	0	1	0	0	0	1	L	H
0	0	0	1	0	0	1	0	L	H
0	0	0	1	0	0	1	1	L	H
0	0	0	1	0	1	0	0	L	H
0	0	0	1	0	1	0	1	L	H
0	0	0	1	0	1	1	0	L	H
0	0	0	1	0	1	1	1	L	H
0	0	0	1	1	0	0	0	L	H
0	0	0	1	1	0	0	1	L	H
0	0	0	1	1	0	1	0	L	H
0	0	0	1	1	0	1	1	L	Н
0	0	0	1	1	1	0	0	L	Н
1	1	1	1	1	1	1	0	L	Н
1	1	1	1	1	1	1	1	Н	Н

Table 4: Abbreviated