

[illegible]

```

    out PORTE, Temp

    rcall INIT_DISPLAY
    ldi Data, 0x25
    rcall WRITE_CHARACTER
    rcall WAIT_LONG
;-----;

LOOP:
    nop
    rjmp LOOP                ; Infinite Loop
;-----;

INIT_DISPLAY:
    rcall WAIT_POWER_UP      ; wait for display to power up

    ldi Data, BITMODE4       ; 4-bit operation
    rcall WRITE_NIBBLE       ; (in 8-bit mode)
    rcall WAIT_SHORT         ; wait min. 39 us

    ldi Data, DISPCTRL       ; disp. on, blink on, curs. On
    rcall WRITE_COMMAND      ; send command
    rcall WAIT_SHORT         ; wait min. 39 us
;-----;

CLEAR_DISPLAY:
    ldi Data, CLEAR          ; clr display
    rcall WRITE_COMMAND      ; send command
    rcall WAIT_LONG          ; wait min. 1.53 ms
    ret
;-----;

WRITE_CHARACTER:
    ldi RS, 0b00100000      ; RS = high
    rjmp WRITE
;-----;

WRITE_COMMAND:
    clr RS                   ; RS = low
;-----;

WRITE:
    mov Temp, Data           ; copy Data
    andi Data, 0b11110000    ; mask out high nibble
    swap Data                ; swap nibbles
    or Data, RS              ; add register select
    rcall WRITE_NIBBLE       ; send high nibble
    mov Data, Temp           ; restore Data
    andi Data, 0b00001111    ; mask out low nibble
    or Data, RS              ; add register select
;-----;

WRITE_NIBBLE:
    rcall SWITCH_OUTPUT      ; Modify for display JHD202A, port E

```

```

        nop                ; wait 542nS
        sbi PORTE, 5        ; enable high, JHD202A
        nop
        nop                ; wait 542nS
        cbi PORTE, 5        ; enable low, JHD202A
        nop
        nop                ; wait 542nS
ret
;-----;

WAIT_SHORT:
        clr ZH              ; approx 50 us
        ldi ZL, 30
        rjmp WAIT_LOOP
;-----;

WAIT_LONG:
        ldi ZH, HIGH(1000)  ; approx 2 ms
        ldi ZL, LOW(1000)
        rjmp WAIT_LOOP
;-----;

dbnc_wait:
        ldi ZH, HIGH(4600)  ; approx 10 ms
        ldi ZL, LOW(4600)
        rjmp WAIT_LOOP
;-----;

WAIT_POWER_UP:
        ldi ZH, HIGH(9000)  ; approx 20 ms
        ldi ZL, LOW(9000)
;-----;

WAIT_LOOP:
        sbiw Z, 1           ; 2 cycles
        brne WAIT_LOOP     ; 2 cycles
ret
;-----;

SWITCH_OUTPUT:
        push Temp
        clr Temp
        sbrc Data, 0        ; D4 = 1?
        ori Temp, 0b00000100 ; Set pin 2
        sbrc Data, 1        ; D5 = 1?
        ori Temp, 0b00001000 ; Set pin 3
        sbrc Data, 2        ; D6 = 1?
        ori Temp, 0b00000001 ; Set pin 0
        sbrc Data, 3        ; D7 = 1?
        ori Temp, 0b00000010 ; Set pin 1
        sbrc Data, 4        ; E = 1?
        ori Temp, 0b00100000 ; Set pin 5
        sbrc Data, 5        ; RS = 1?
        ori Temp, 0b10000000 ; Set pin 7 (wrong in previous version)

```

```
    out porte, Temp
    pop Temp
ret
```