


# 芯动力——硬件加速设计方法

第五章 静态时序分析(3)

邸志雄@西南交通大学zxdi@home.swjtu.edu.cn










input port

Constrain:
 creat\_clock –name VIRTUAL\_CLKM –period 10 –waveform {0 5}
 set\_input\_delay –clock VIRTUAL\_CLKM –max 2.55 [get\_ports INA]








Startpoint: INA (input port clocked by VIRTUAL\_CLKM)

Endpoint: UFF2 (rising edge-triggered flip-flop clocked by CLKM)

Path Group: CLKM Path Type: max

Point	Incr	Path
clock VIRTUAL_CLKM (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
input external delay	2.55	2.55 f
INA (in) <-	0.00	2.55 f
UINV1/ZN (INV )	0.02	2.58 r
UANDO/Z (AN2 )	0.06	2.63 r
UINV2/ZN (INV )	0.02	2.65 f
UFF2/D (DFF )	0.00	2.65 f
data arrival time		2.65



Startpoint: INA (input port clocked by VIRTUAL\_CLKM)

Endpoint: UFF2 (rising edge-triggered flip-flop clocked by CLKM)


Path Group: CLKM Path Type: max

Point	Incr	Path
clock VIRTUAL_CLKM (rise edge) clock network delay (ideal) input external delay	0.00 0.00 <b>2.55</b>	0.00 0.00 2.55 f
INA (in) <-	0.00	2.55 f
UINV1/ZN (INV )	0.02	2.58 r
UANDO/Z (AN2 )	0.06	2.63 r
UINV2/ZN (INV )	0.02	2.65 f
UFF2/D (DFF )	0.00	2.65 f
data arrival time		2.65




slack (MET)

## Input to Flip-flop Path



clock CLKM (rise edge)	10.00	10.00
clock source latency	0.00	10.00
CLKM (in)	0.00	10.00 r
UCKBUF0/C (CKB )	0.06	10.06 r
UCKBUF2/C (CKB )	0.07	10.12 r
UCKBUF3/C (CKB )	0.06	10.18 r
UFF2/CK (DFF )	0.00	10.18 r
clock uncertainty	-0.30	9.88
library setup time	-0.03	9.85
data required time		9.85
data required time		9.85
data arrival time		-2.65

7.20



$$T_{\rm launch} + T_{\rm ck\,2q} + T_{\rm dp} < T_{\rm capture} + T_{\rm cycle} - T_{\rm setup}$$

$$slack = (T_{capture} + T_{cycle} - T_{setup} - T_{uncertainty}) - (T_{launch} + T_{ck2q} + T_{dp})$$

$$0 + \binom{2.5}{5} + 0.1$$

Data required time


Data arrival time



- Similar to the input port constraint described above, an output port can be constrained either with respect to a virtual clock, or an internal clock of the design, or an input clock port, or an output clock port.
- To determine the delay of the last cell connected to the output port correctly, one needs to specify the load on this port. The output load is specified above using the set\_load command.

set\_output\_delay -clock VIRTUAL\_CLKP -max 5.1 [get\_ports ROUT]

set\_load 0.02 [get\_ports ROUT]




输出端口




指定一个load值



标准单元的延迟值





Startpoint: UFF4 (rising edge-triggered flip-flop clocked by CLKP)


Endpoint: ROUT (output port clocked by VIRTUAL\_CLKP)

Path Group: VIRTUAL\_CLKP

Path Type: max

Point	Incr	Path
clock CLKP (rise edge) clock source latency CLKP (in)	0.00 0.00 0.00	0.00 0.00 0.00 r
UCKBUF4/C (CKB ) UCKBUF5/C (CKB ) UFF4/CK (DFF ) UFF4/Q (DFF ) UBUF3/Z (BUFF ) ROUT (out)	0.06 0.06 0.00 0.13 0.09 0.00	0.06 r 0.12 r 0.12 r 0.25 r 0.33 r
data arrival time		0.33







clock VIRTUAL_CLKP (rise edge)	12.00	12.00
clock network delay (ideal)	0.00	12.00
clock uncertainty	-0.30	11.70
output external delay	-5.10	6.60
data required time		6.60
data required time		6.60
data arrival time		-0.33
slack (MET)		6.27





clock VIRTUAL_CLKP (rise edge)	12.00	12.00
clock network delay (ideal)	0.00	12.00
clock uncertainty	-0.30	11.70
output external delay	-5.10	6.60
data required time		6.60
data required time		6.60
data arrival time		-0.33
slack (MET)		6.27





$$T_{\text{launch}} + T_{\text{ck2q}} + T_{\text{dp}} < T_{\text{capture}} + T_{\text{cycle}} - T_{\text{setup}}$$

$$\text{slack} = (T_{\text{capture}} + T_{\text{cycle}} - T_{\text{setup}} - T_{\text{uncertainty}}) - (T_{\text{launch}} + T_{\text{ck2q}} + T_{\text{dp}})$$


$$\text{slack} = (T_{\text{capture}} + T_{\text{cycle}} - T_{\text{uncertainty}} - T_{\text{output\_delay}}) - (T_{\text{launch}} + T_{\text{ck2q}} + T_{\text{dp}})$$

$$0 + 12 - 0.3 - 5.1$$


Data required time

Data arrival time

#### Input to Output Path



#### Input to Output Path



input port
output port

Here are the input and output delay specifications.
 set\_input\_delay-clock VIRTUAL\_CLKM \-max 3.6 {get\_ports INB}
 set\_output\_delay-clock VIRTUAL\_CLKM \-max 5.8 {get\_ports POUT}

#### Input to Output Path

Startpoint: INB (input port clocked by VIRTUAL\_CLKM)

Endpoint: POUT (output port clocked by VIRTUAL\_CLKM)

Path Group: VIRTUAL\_CLKM

Path Type: max


Point	Incr	Path
clock VIRTUAL CLKM (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
input external delay	3.60	3.60 f
INB (in) <-	0.00	3.60 f
UBUF0/Z (BUFF )	0.05	3.65 f
UBUF1/Z (BUFF )	0.06	3.72 f
UINV3/ZN (INV )	0.34	4.06 r
POUT (out)	0.00	4.06 r
data arrival time		4.06



clock VIRTUAL_CLKM (rise edge)	10.00	10.00
clock network delay (ideal)	0.00	10.00
clock uncertainty	-0.30	9.70
output external delay	-5.80	3.90
data required time		3.90
data required time		3.90
data arrival time		-4.06
slack (VIOLATED)		-0.16

## Hold Timing Check


Just like the setup check, a hold timing check is between the launch flipflop - the flip-flop that launches the data, and the capture flip-flop - the flip-flop that captures the data and whose hold time must be satisfied.





## Hold Timing Check

### Setup timing check

- The hold check is from one active edge of the clock in the launch flipflop to the same clock edge at the capture flip-flop.
- Thus, a hold check is independent of the clock period.
- The hold check is carried out on each active edge of the clock of the capture flip-flop.







#### The hold check can be mathematically expressed as:

$$T_{launch} + T_{ck2q} + T_{dp} > T_{capture} + T_{hold}$$




Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLKM)
Endpoint: UFF1 (rising edge-triggered flip-flop clocked by CLKM)


Path Group: CLKM

Path Type: min

Point	Incr	Path
clock CLKM (rise edge)	0.00	0.00
clock source latency	0.00	0.00
CLKM (in)	0.00	0.00 r
UCKBUF0/C (CKB )	0.06	0.06 r
UCKBUF1/C (CKB )	0.06	0.11 r
UFF0/CK (DFF )	0.00	0.11 r
UFF0/Q (DFF ) <-	0.14	0.26 r
UNOR0/ZN (NR2 )	0.02	0.28 f
UBUF4/Z (BUFF )	0.06	0.33 f
UFF1/D (DFF )	0.00	0.33 f
data arrival time		0.33



# The hold check can be 取最小值 atically expressed as:



clock CLKM (rise edge)	0.00	0.00
clock source latency	0.00	0.00
CLKM (in)	0.00	0.00 r
UCKBUF0/C (CKB )	0.06	0.06 r
UCKBUF2/C (CKB )	0.07	0.12 r
UFF1/CK (DFF )	0.00	0.12 r
clock uncertainty	0.05	0.17
library hold time	0.01	0.19
data required time		0.19
data required time		0.19
data arrival time		-0.33
slack (MET)		0.14


1

-

- 4

A Service of the serv





$$T_{\text{launch}} + T_{\text{ck}2q} + T_{\text{dp}} > T_{\text{capture}} + T_{\text{hold}}$$

$$\text{slack} = (T_{\text{launch}} + T_{\text{ck}2q} + T_{\text{dp}}) - (T_{\text{capture}} + T_{\text{hold}})$$

Data arrival time

Data required time

#### Hold Slack Calculation:

- An interesting point to note is the difference in the way the slack is computed for setup and hold timing reports.
- In the setup timing reports, the arrival time and the required time are computed and the slack is computed to be the required time minus arrival time.