# 2M x 32 Synchronous DRAM (SDRAM)

Preliminary (Rev 1.4 October/2005)

#### **Features**

- . Clock rate: 200/183/166/143/125/100 MHz
- · Fully synchronous operation
- · Internal pipelined architecture
- . Four internal banks (512K x 32bit x 4bank)
- · Programmable Mode
  - CAS# Latency: 2 or 3
  - Burst Length: 1, 2, 4, 8, or full page
  - Burst Type: interleaved or linear burst
  - Burst-Read-Single-Write
- . Burst stop function
- · Individual byte controlled by DQM0-3
- . Auto Refresh and Self Refresh
- . 4096 refresh cycles/64ms
- Single  $+3.3V \pm 0.3V$  power supply
- . Interface: LVTTL
- Package: 400 x 875 mil, 86 Pin TSOP II, 0.50mm pin pitch
- · Lead Free Package available

## **Ordering Information**

Part Number	Frequency	Package
Leaded / Lead Free Package		
EM638325TS-5/-5G	200MHz	TSOP II
EM638325TS-5.5/-5.5G	183MHz	TSOP II
EM638325TS-6/-6G	166MHz	TSOP II
EM638325TS-7/-7G	143MHz	TSOP II
EM638325TS-8/-8G	125MHz	TSOP II
EM638325TS-10/-10G	100MHz	TSOP II

## Pin Assignment (Top View)

VDD	86
DQ4	79
DQM0	71 DQM1 70 NC 69 NC 68 CLK 67 CKE 66 A9 65 A8
BS1	64 A7 63 A6 62 A5 61 A4 60 A3 59 DQM3 58 VSS
NC 30 DQ16 31 VSSQ 32 DQ17 33 DQ18 34 VDDQ 35 DQ19 36 DQ20 37	57 NC 56 DQ31 55 VDDQ 54 DQ30 53 DQ29 52 VSSQ 51 DQ28 50 DQ27
VSSQ 38 DQ21 39 DQ22 40 VDDQ 41 DQ23 42 VDD 43	49 VDDQ 48 DQ26 47 DQ25 46 VSSQ 45 DQ24 44 VSS

# Etron Technology, Inc.

No. 6, Technology Rd. V, Science-Based Industrial Park, Hsinchu, Taiwan 30077, R.O.C TEL: (886)-3-5782345 FAX: (886)-3-5778671

**Overview** 

和刷新功能

容量64Mb = 4 \* 512K \* 32bit

512K = 2K行 X 256列


The EM638325 SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as a quad 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 32 bit banks is organized as 2048 rows by 256 columns by 32 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. Bank激活命令 -> 读/写命令

上升沿采样

The EM638325 provides for programmable Read or Write burst lengths of <u>1, 2, 4, 8, or full page, with a burst</u> 支持的突发 nation option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at 类型 termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use.

By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth.

#### **Block Diagram**



2 **Rev 1.4** Oct. 2005 **Preliminary** 



# **Pin Descriptions**

Table 1. Pin Details of EM638325

Symbol	Туре	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal. If CKE goes low synchronously with clock(set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.
BS0, BS1	Input	Bank Select: BS0 and BS1 <u>defines to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.</u> BS is also used to program the 11th bit of the Mode and Special Mode registers.
A0-A10	Input	Address Inputs: A0-A10 are sampled during the BankActivate command (row address A0-A10) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one location out of the 256K available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set or Special Mode Register Set command.
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected and the bank designated by BS is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BS is switched to the idle state after the precharge operation.
CAS#	Input	<b>Column Address Strobe:</b> The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	<b>Write Enable:</b> The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
DQM0 - DQM3 r高阻 写数据被原 读数据被原		<b>Data Input/Output Mask:</b> DQM0-DQM3 are byte specific, nonpersistent I/O buffer controls. The I/O buffers are placed in a high-z state when DQM is sampled HIGH. Input data is masked when DQM is sampled HIGH during a write cycle. Output data is masked (two-clock latency) when DQM is sampled HIGH during a read cycle. DQM3 masks DQ31-DQ24, DQM2 masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0 masks DQ7-DQ0.
DQ0- DQ31		<b>Data I/O:</b> The DQ0-31 input and output data are synchronized with the positive edges of CLK. The I/Os are byte-maskable during Reads and Writes.

Preliminary 3 Rev 1.4 Oct. 2005

# 2Mega x 32 SDRAM

EM638325

NC	-	No Connect: These pins should be left unconnected.
V <sub>DDQ</sub>	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V <sub>DD</sub>	Supply	Power Supply: +3.3V±0.3V
Vss	Supply	Ground

## **Operation Mode**

Table 2. Truth Table (Note (1), (2))

Command	State	CKE <sub>n-1</sub>	CKEn	DQM <sup>(6)</sup>	BS0,1	A10	A9-0	CS#	RAS#	CAS#	WE#
BankActivate_	Idle <sup>(3)</sup>	Н	Х	Х	V	Rov	v address	L	L	Н	Н
<u>BankPrecharge</u>	Any	Н	Х	Х	V	L	Х	L	L	H	L
<u>PrechargeAll</u>	Any	Н	Х	Х	Χ	Н	Х	L	L	Н	L
<u>Write</u>	Active <sup>(3)</sup>	Н	Х	Х	V	L	Column	L	H	L	L
Write and AutoPrecharge	Active <sup>(3)</sup>	Н	Х	Х	V	Н	address (A0 ~ A7)	L	Н	L	L
Read	Active <sup>(3)</sup>	Н	Х	Х	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active <sup>(3)</sup>	Н	Х	Х	V	Н	address (A0 ~ A7)	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х	ļ	OP co	ode	L	L	L	L
No-Operation	Any	Н	Х	Х	Χ	Х	Х	L	H	H	Н
Burst Stop	Active <sup>(4)</sup>	Н	Х	Х	Χ	Х	X	L	H	H	L
Device Deselect	Any	Н	Х	Х	Χ	Х	Х	Н	Х	Х	Χ
<u>AutoRefresh</u>	Idle	Н	Н	Х	Χ	Х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Χ	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Χ	Х	Х	Н	Х	Х	Χ
	(SelfRefresh)							L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Χ	Х	Х	Х	Х	Х	Χ
Power Down Mode Entry	Any <sup>(5)</sup>	Н	L	Х	Χ	Х	Х	Н	Х	Χ	Χ
								L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Χ	Х	Х	Х	Х	Χ	Χ
Power Down Mode Exit	Any	L	Н	Х	Χ	Х	Х	Н	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Χ
Data Mask/Output Disable	Active	Н	Х	Н	Χ	Х	Х	Х	Х	Χ	Χ

**Note:** 1. V = Valid, X = Don't care, L = Logic low, H = Logic high

- 2. CKEn signal is input level when commands are provided. CKEn-1 signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by BS signal.
- 4. Device state is 1, 2, 4, 8, and full page burst operation.
- 5. Power Down Mode can not enter in the burst operation.
  When this command is asserted in the burst cycle, device state is clock suspend mode.

6. DQM0-3

Preliminary 5 Rev 1.4 Oct. 2005

## Commands

#### 1 BankActivate


bank激活后, 至少要经过 tRCD(min)才能 读写这个bank

bank激活后, 如果要激活同一 bank的不同行, 那么只能是在 上一已激活行 被预充电之后

bank激活后, 至少要经过 tRC(min)才能 再次激活 这个bank(的 不同行)

bank激活后 至少要经过 tRRD(min) 才能激活 其他bank (RAS# = "L", CAS# = "H", WE# = "H", BS = Bank, A0-A10 = Row Address)

The BankActivate command activates the idle bank designated by the BS0,1 (Bank Select) signal. By latching the row address on A0 to A10 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of trcp(min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by trc(min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the four banks. trrp(min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.



: "H" or "L"

BankActivate Command Cycle (Burst Length = n, CAS# Latency = 3)

#### 2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BS = Bank, A10 = "L", A0-A9 = Don't care)

The BankPrecharge command precharges the bank disignated by BS0,1 signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after transferment. It is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by transferment. Therefore, the precharge function must be performed in any active bank within transferment. At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

#### PrechargeAll command

(RAS# = "L", CAS# = "H", WE# = "L", BS = Don't care, A10 = "H", A0-A9 = Don't care)

The PrechargeAll command precharges all the four banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

#### 4 Read command

(RAS# = "H", CAS# = "L", WE# = "H", BS = Bank, A10 = "L", A0-A7 = Column Address)


The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least trcp(min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).

预充电使bank从 active状态转到 idle状态

激活bank后 , 可以在tRAS(min) 到tRAS(max)之间 进行预充电

读潜伏期


Preliminary 6 Rev 1.4 Oct. 2005



Burst Read Operation(Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).

对于输出buffer来说 DOM有2clk时延




Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)


DOM至少要在 写数据命令的 前2clk置1 The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.

在最后1个读数据 和写数据命令之间 至少要有1clk的z态


Preliminary 7 Rev 1.4 Oct. 2005



Read to Write Interval (Burst Length  $\geq$  4, CAS# Latency = 3)




Read to Write Interval (Burst Length 3 4, CAS# Latency = 2)



Read to Write Interval (Burst Length <sup>3</sup> 4, CAS# Latency = 2)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS# latency.

Preliminary 8 Rev 1.4 Oct. 2005



Read to Precharge (CAS# Latency = 2, 3)

#### 5 Read and AutoPrecharge command

(RAS# = "H", CAS# = "L", WE# = "H", BS = Bank, A10 = "H", A0-A7 = Column Address)


The Read and AutoPrecharge command <u>automatically performs the precharge operation after</u> the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {trp(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

full-page突发中自动预充电的功能被忽略

#### 6 Write command

(RAS# = "H", CAS# = "L", WE# = "L", BS = Bank, A10 = "L", A0-A7 = Column Address)


The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least trcc(min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



**Burst Write Operation (Burst Length = 4, CAS# Latency = 1, 2, 3)** 

A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).


Preliminary 9 Rev 1.4 Oct. 2005



Write Interrupted by a Write (Burst Length = 4, CAS# Latency = 1, 2, 3)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.


读数据出现 前1clk, 写数据应当 移除



Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

m=
ceil(tWR/tCK)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued  $\frac{m}{m}$  cycles after the clock edge in which the last data-in element is registered, where  $\frac{m}{m}$  equals  $\frac{m}{m}$  equals  $\frac{m}{m}$  to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



**Note:** The DQMs can remain low in this example if the length of the write burst is 1 or 2.

Write to Precharge


Preliminary 10 Rev 1.4 Oct. 2005

Write and AutoPrecharge command (refer to the following figure)

(RAS# = "H", CAS# = "L", WE# = "L", BS = Bank, A10 = "H", A0-A7 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of {(burst length -1) + twr + trp(min.)}. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.

full-page突发中自动预充电的功能被忽略



Burst Write with Auto-Precharge (Burst Length = 2, CAS# Latency = 2, 3)


8 Mode Register Set command

(RAS# = "L", CAS# = "L", WE# = "L", BS0,1 and A10-A0 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins BS0,1 and A10~A0 in the same cycle is the data written to the mode register. One clock cycle is required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.

写模式寄存器 需要1clk来完成

Preliminary 11 Rev 1.4 Oct. 2005



Mode Register Set Cycle (CAS# Latency = 2, 3)

The mode register is divided into various fields depending on functionality.

写模式寄存器的内容定义

Address	BS0,1	A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	A1	Α0
Function	RFU*	RFU*	WBL	Test I	Mode	CA	S Later	<mark>ncy</mark>	BT	Bu	rst Len	gth

<sup>\*</sup>Note: RFU (Reserved for future use) should stay "0" during MRS cycle.

#### • Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

#### Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

A3	Burst Type
0	<b>Sequential</b>
1	Interleave

#### --- Addressing Sequence of Sequential Mode

An internal column address is performed by increasing the address from the column address which is input to the device. The internal column address is varied by the Burst Length as shown in the following table. When the value of column address, (n + m), in the table is larger than 255, only the least significant 8 bits are effective.  $\square$  \(\Pi\)

Data n	0	1	2	3	4	5	6	7	-	255	256	257	-
Column Address	n	n+1	n+2	n+3	n+4	n+5	n+6	n+7	-	N+25 5	n	n+1	-
	2 '	2 words:											
Burst Length		words:											
	8	8 words:											
	Full	Full Page: Column address is repeated until terminated.											

#### --- Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bits in the sequence shown in the following table.

Data n				Bur	st Length					
Data 0	A7	A6	A5	A4	А3	A2	A1	Α0		
Data 1	A7	A6	A5	A4	А3	A2	A1	A0#	4 words	
Data 2	A7	A6	A5	A4	А3	A2	A1#	Α0		
Data 3	A7	A6	A5	A4	А3	A2	A1#	A0#		8 words
Data 4	A7	A6	A5	A4	А3	A2#	A1	Α0		
Data 5	A7	A6	A5	A4	А3	A2#	A1	A0#		
Data 6	A7	A6	A5	A4	А3	A2#	A1#	A0		
Data 7	A7	A6	A5	A4	А3	A2#	A1#	A0#		

#### CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

 $tcac(min) \le CAS\# Latency X tck$ 

A6	A5	A4	CAS# Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	X	X	Reserved

Preliminary 13 Rev 1.4 Oct. 2005

#### Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	X	Vendor Use Only

#### Write Burst Length (A9)

This bit is used to select the burst write length.

A9	Write Burst Length
0	Burst
1	Single Bit

#### 9 No-Operation command

NOP命令


(RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to <u>perform a NOP to the SDRAM which is selected</u> (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.


#### 10 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to <u>terminate either fixed-length or full-page bursts</u>. This command is <u>only effective in a read/write burst without the auto precharge function</u>. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)



Termination of a Burst Write Operation (Burst Length = X, CAS# Latency = 1, 2, 3)

Preliminary 14 Rev 1.4 Oct. 2005

#### 11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

#### 12 AutoRefresh command

刷新频率=

4096次/64ms

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", BS0,1 = "Don't care, A0-A10 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by trc(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, trp(min), must be met before successive auto refresh operations are performed.

#### 13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A10 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

#### 14 SelfRefresh Exit command

(CKE = "H", CS# = "H" or CKE = "H", RAS# = "H", CAS# = "H", WE# = "H")

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for t<sub>RC</sub>(min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

#### 15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended(masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

#### 16 Clock Suspend Mode Exit / PowerDown Mode Exit command

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH"). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tpde(min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

#### 17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

<u>During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data.</u> <u>During a read cycle, the DQM functions as the controller of output buffers.</u> <u>DQM is also used for device selection, byte selection and bus control in a memory system.</u>

Preliminary 15 Rev 1.4 Oct. 2005



## **Absolute Maximum Rating**

Symbol	Item	Leaded Package	Lead Free Package	Unit	Note
VIN, VOUT	Input, Output Voltage	-1~	-1~4.6		1
V <sub>DD</sub> , V <sub>DDQ</sub>	Power Supply Voltage	- 1~	-4.6	>	1
Topr	Operating Temperature	0~70		°C	1
T <sub>STG</sub>	Storage Temperature	- 55~150		°C	1
Tsolder	Soldering Temperature (10s)	240 260		°C	1
Po	Power Dissipation	,	1	W	1
Іоит	Short Circuit Output Current	50		mΑ	1

# Recommended D.C. Operating Conditions (Ta = $0 \sim 70^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
Vdd	Power Supply Voltage	3.0	3.3	3.6	V	2
V <sub>DDQ</sub>	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
VIH	LVTTL Input High Voltage	2.0	_	V <sub>DDQ</sub> + 0.3	V	2
VIL	LVTTL Input Low Voltage	- 0.3	_	0.8	V	2

# Capacitance (VDD = 3.3V, f = 1MHz, Ta = 25°C)

Symbol	Parameter	Min.	Max.	Unit
Cı	Input Capacitance	_	4.5	pF
C <sub>I/O</sub>	Input/Output Capacitance	_	6.5	pF

Note: These parameters are periodically sampled and are not 100%

Preliminary 16 Rev 1.4 Oct. 2005

# EtronTech

# Recommended D.C. Operating Conditions (VDD = $3.3V \pm 0.3V$ , Ta = $0 \sim 70^{\circ}$ C)

Description/Test condition			- 5/5.5/6/7/8/10		
		Symbol	Max.	Unit	Note
Operating Current t <sub>RC</sub> ≥ t <sub>RC</sub> (min), Outputs Open, Input signal one transition per one cycle  1 bank operation		Icc <sub>1</sub>	200/190/180/155/135/120		3
Precharge Standby Current in power do tck = 15ns, CKE ≤ V <sub>IL</sub> (max)	wn mode	ICC2P	3		3
Precharge Standby Current in power do tck = ∞, CKE ≤ V⊩(max)	wn mode	Icc2PS	3		
Precharge Standby Current in non-power tck = 15ns, CS# ≥ V <sub>IH</sub> (min), CKE ≥ V <sub>IH</sub> Input signals are changed once during		Icc2N	25		3
Precharge Standby Current in non-power down mode $t_{CK} = \infty$ , CLK $\leq V_{IL}(max)$ , CKE $\geq V_{IH}$		ICC2NS	15		
Active Standby Current in power down mode CKE ≤ V <sub>IL</sub> (max), tcκ = 15ns		Іссзр	5	mA	3
Active Standby Current in power down mode CKE & CLK ≤ V <sub>IL</sub> (max), tc <sub>K</sub> = ∞		Іссзрѕ	5		3
Active Standby Current in non-power down mode CKE ≥ V <sub>IH</sub> (min), CS# ≥ V <sub>IH</sub> (min), tc <sub>K</sub> = 15ns		Іссзи	40		
Active Standby Current in non-power down mode CKE ≥ VIH(min), CLK ≤ VIL(max), tck = ∞		Іссзиѕ	30		
Operating Current (Burst mode) tcκ=tcκ(min), Outputs Open, Multi-bank interleave		ICC4	225/215//200/180/150/130		3, 4
Refresh Current $t_{RC} \ge T_{rC}(min)$		Icc5	260/240/220/210/190/180		3
Self Refresh Current CKE ≤ 0.2V		Icc6	2		

Parameter	Description	Min.	Max.	Unit	Note
lı∟	Input Leakage Current ( $0V \le V_{IN} \le V_{DD}$ , All other pins not under test = $0V$ )	- 1.5	1.5	μΑ	
Vон	LVTTL Output "H" Level Voltage ( Ιουτ = -2mA )	2.4	I	>	
Vol	LVTTL Output "L" Level Voltage (Io∪⊤ = 2mA)		0.4	٧	

Preliminary 17 Rev 1.4 Oct. 2005



## **Electrical Characteristics and Recommended A.C. Operating Conditions**

 $(V_{DD} = 3.3V \pm 0.3V, Ta = 0~70$ °C) (Note: 5, 6, 7, 8) 命令/操作规定的各种时间

	ol A.C. Parameter		- 5/5.5/6/7/8/10			
Symbol			Min.	Max.	Unit	Note
t <sub>RC</sub>	Row cycle time 激活某个bank->激活同一bank (same bank)		55/55/60/70/80/100			9
trrd	Row activate to row activate delay (different banks) 激活某个bank		10/11/12/14/16/20 ank			9
trcd	RAS# to CAS# delay (same bank) 激活某个ban	k->读写	18/18/18/21/24/30			0
t <sub>RP</sub>	Precharge to refresh/row activate (same bank) 预充电某个bank->局		ban 5/16.5/18/21/24/30			9
tras	Row activate to precharge time (same bank) 激活某个bank->预务	D 电同一bank	35/38.5/42/49/56/70	100,000		9
tck2	Clock cycle time 时钟周期	CL* = 2	-/-/10/10/ - / -			
tcк3	HJ UMAJAD	CL* = 3	5/5.5/6/7/8/10		ns	
tAC2	Access time from CLK	CL* = 2		-/-/6/6/-/-		9
t <sub>AC3</sub>	(positive edge) CL* = 3			4.5/5/5.5/5.5/6/6		
tон	Data output hold time		2/2/2/2.5/2.5/2.5			9
tсн	Clock high time		2/2/2.5/3/3/3.5			10
tcL	Clock low time		2/2/2.5/3/3/3.5			10
tis	Data/Address/Control Input set-up	time	1.5/1.5/1.5/1.75/2/2.5			10
tıн	Data/Address/Control Input hold time		1			10
tız	Data output low impedance		1			9
t <sub>HZ2</sub>	Data output high impedance	CL* = 2		-/-/6/6/-/-		
tHZ3		CL* = 3		4.5/5/5.5/5.5/6/6		8
twR	Write recovery time 写突发结束->	预充电	2			
tccd	CAS# to CAS# Delay time		2/1/1/1/1/1		CLK	
tmrs	Mode Register Set cycle time		2			

<sup>\*</sup> CL is CAS# Latency.

#### Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRC. Input signals are changed one time during tck.
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.


Preliminary 18 Rev 1.4 Oct. 2005



#### 6. A.C. Test Conditions

#### **LVTTL** Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V



LVTTL D.C. Test Load (A)

LVTTL A.C. Test Load (B)

- 7. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>. Transition(rise and fall) of input signals are in a fixed slope (1 ns).
- 8. thz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. If clock rising time is longer than 1 ns, (t<sub>R</sub> / 2 -0.5) ns should be added to the parameter.
- 10. Assumed input rise and fall time  $t_T$  (  $t_R$  &  $t_F$  ) = 1 ns

If  $t_R$  or  $t_F$  is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

11. Power up Sequence


Power up must be performed in the following sequence.

- 1) Power must be applied to VDD and VDDQ(simultaneously) when all input signals are held "NOP" state and both CKE = "H" and DQM = "H." The CLK signals must be started at the same time.
- 2) After power-up, a pause of 200μ seconds minimum is required. Then, it is recommended that DQM is held "HIGH" (V<sub>DD</sub> levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.

Preliminary 19 Rev 1.4 Oct. 2005


# **Timing Waveforms**

Figure 1. AC Parameters for Write Timing (Burst Length=4, CAS# Latency=2)




Preliminary 20 Rev 1.4 Oct. 2005

Figure 2. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)



Preliminary 21 Rev 1.4 Oct. 2005


Figure 3. Auto Refresh (CBR) (Burst Length=4, CAS# Latency=2)



要给两次刷新命令吗?????


Preliminary 22 Rev 1.4 Oct. 2005

Figure 4. Power on Sequence and Auto Refresh (CBR)



Preliminary 23 Rev 1.4 Oct. 2005

Figure 5. Self Refresh Entry & Exit Cycle



#### Note: To Enter SelfRefresh Mode


- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum tras is required before exit from SelfRefresh.

### To Exit SelfRefresh Mode

- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for minimum time of tsrx.
- 7. CS# starts from high.
- 8. Minimum tRC is required after CKE going high to complete SelfRefresh exit.
- 9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.


Preliminary 24 Rev 1.4 Oct. 2005

Figure 6.1. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=1)




Preliminary 25 Rev 1.4 Oct. 2005

Figure 6.2. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=2)



Preliminary 26 Rev 1.4 Oct. 2005

Figure 6.3. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=3)



Preliminary 27 Rev 1.4 Oct. 2005

Figure 7.1. Clock Suspension During Burst Write (Using CKE)
(Burst Length = 4, CAS# Latency = 1)






Figure 7.2. Clock Suspension During Burst Write (Using CKE) (Burst Length=4, CAS# Latency=2)



Preliminary 29 Rev 1.4 Oct. 2005


Figure 7.3. Clock Suspension During Burst Write (Using CKE) (Burst Length=4, CAS# Latency=3)



Preliminary 30 Rev 1.4 Oct. 2005


Figure 8. Power Down Mode and Clock Mask (Burst Lenght=4, CAS# Latency=2)

| T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 | T1




Preliminary 31 Rev 1.4 Oct. 2005

Figure 9.1. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=1)




Preliminary 32 Rev 1.4 Oct. 2005

Figure 9.2. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=2)




Preliminary 33 Rev 1.4 Oct. 2005

Figure 9.3. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=3)




Preliminary 34 Rev 1.4 Oct. 2005

Figure 10.1. Random Column Write (Page within same Bank) (Burst Length=4, CAS# Latency=1)




Preliminary 35 Rev 1.4 Oct. 2005

Figure 10.2. Random Column Write (Page within same Bank) (Burst Length=4, CAS# Latency=2)




Preliminary 36 Rev 1.4 Oct. 2005

Figure 10.3. Random Column Write (Page within same Bank) (Burst Length=4, CAS# Latency=3)




Preliminary 37 Rev 1.4 Oct. 2005

Figure 11.1. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=1)




Preliminary 38 Rev 1.4 Oct. 2005

Figure 11.2. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=2)




Preliminary 39 Rev 1.4 Oct. 2005

Figure 11.3. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=3)




Preliminary 40 Rev 1.4 Oct. 2005

Figure 12.1. Random Row Write (Interleaving Banks)
(Burst Length=8, CAS# Latency=1)



Preliminary 41 Rev 1.4 Oct. 2005


Figure 12.2. Random Row Write (Interleaving Banks) (Burst Length=8, CAS# Latency=2)



\* tWR > tWR(min.)

42 **Rev 1.4** Oct. 2005 Preliminary


Figure 12.3. Random Row Write (Interleaving Banks) (Burst Length=8, CAS# Latency=3)



<sup>\*</sup> tWR > tWR(min.)


Preliminary 43 Rev 1.4 Oct. 2005

Figure 13.1. Read and Write Cycle (Burst Length=4, CAS# Latency=1)




Preliminary 44 Rev 1.4 Oct. 2005

Figure 13.2. Read and Write Cycle (Burst Length=4, CAS# Latency=2)




Preliminary 45 Rev 1.4 Oct. 2005

Figure 13.3. Read and Write Cycle (Burst Length=4, CAS# Latency=3)




Preliminary 46 Rev 1.4 Oct. 2005

Figure 14.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=1)




Preliminary 47 Rev 1.4 Oct. 2005

Figure 14.2. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)




Preliminary 48 Rev 1.4 Oct. 2005

Figure 14.3. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)




Preliminary 49 Rev 1.4 Oct. 2005

Figure 15.1. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=1)




Preliminary 50 Rev 1.4 Oct. 2005

Figure 15.2. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=2)




Preliminary 51 Rev 1.4 Oct. 2005

Figure 15.3. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=3)




Preliminary 52 Rev 1.4 Oct. 2005

Figure 16.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=1)




Preliminary 53 Rev 1.4 Oct. 2005

Figure 16.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)




Preliminary 54 Rev 1.4 Oct. 2005

Figure 16.3. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)




Preliminary 55 Rev 1.4 Oct. 2005

Figure 17.1. Auto Precharge after Write Burst (Burst Length=4, CAS# Latency=1)




Preliminary 56 Rev 1.4 Oct. 2005

Figure 17.2. Auto Precharge after Write Burst (Burst Length=4, CAS# Latency=2)




Preliminary 57 Rev 1.4 Oct. 2005

Figure 17.3. Auto Precharge after Write Burst (Burst Length=4, CAS# Latency=3)




Preliminary 58 Rev 1.4 Oct. 2005

Figure 18.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=1)




Preliminary 59 Rev 1.4 Oct. 2005

Figure 18.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)




Preliminary 60 Rev 1.4 Oct. 2005

Figure 18.3. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)




Preliminary 61 Rev 1.4 Oct. 2005

Figure 19.1. Full Page Write Cycle (Burst Length=Full Page, CAS# Latency=1)




Preliminary 62 Rev 1.4 Oct. 2005

Figure 19.2. Full Page Write Cycle (Burst Length=Full Page, CAS# Latency=2)




Preliminary 63 Rev 1.4 Oct. 2005

Figure 19.3. Full Page Write Cycle (Burst Length=Full Page, CAS# Latency=3)



Preliminary 64 Rev 1.4 Oct. 2005


Figure 20. Byte Write Operation (Burst Length=4, CAS# Latency=2)



Preliminary 65 Rev 1.4 Oct. 2005


Figure 21. Random Row Read (Interleaving Banks)

(Burst Length=2, CAS# Latency=1)




Preliminary 66 Rev 1.4 Oct. 2005

Figure 22. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)




Preliminary 67 Rev 1.4 Oct. 2005

Figure 23. Full Page Random Column Write (Burst Length=Full Page, CAS# Latency=2)




Preliminary 68 Rev 1.4 Oct. 2005

Figure 24.1. Precharge Termination of a Burst (Burst Length=Full Page, CAS# Latency=1)




Preliminary 69 Rev 1.4 Oct. 2005

Figure 24.2. Precharge Termination of a Burst (Burst Length=8 or Full Page, CAS# Latency=2)




Preliminary 70 Rev 1.4 Oct. 2005

Figure 24.3. Precharge Termination of a Burst (Burst Length=4, 8 or Full Page, CAS# Latency=3)



Preliminary 71 Rev 1.4 Oct. 2005

## 86 Pin TSOP II Package Outline Drawing Information



Symbol	Dimension in inch			Dimension in mm		
	Min	Normal	Max	Min	Normal	Max
Α	_	_	0.047	_	_	1.20
<b>A</b> 1	0.002	0.004	0.006	0.05	0.10	0.15
A2	0.037	0.039	0.041	0.95	1	1.05
В	0.007	0.008	0.009	0.17	0.2	0.23
С	_	0.005	_	_	0.127	_
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
е	_	0.0197	_	_	0.50	_
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	_	0.0315	_	_	0.80	_
S	_	0.024	_	_	0.61	_
у	_	_	0.004	_	_	0.10
q	0°	_	8°	0°	_	8°

## Notes:

- 1. Dimension D&E do not include interiead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.
- 4. Controlling dimension: mm

Preliminary 72 Rev 1.4 Oct. 2005