1. Description


1.1. Project

Project Name	SR
Board Name	STM32F411E-DISCO
Generated with:	STM32CubeMX 5.5.0
Date	03/20/2020

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F411
MCU name	STM32F411VETx
MCU Package	LQFP100
MCU Pin number	100

2. Pinout Configuration




3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after reset)		Function(s)	
1	PE2 *	I/O	GPIO_Input	DATA_Ready [LSM303DLHC_DRDY]
2	PE3 *	I/O	GPIO_Output	CS_I2C/SPI [L3GD20_CS_I2C/SPI]
3	PE4	I/O	GPIO_EXTI4	INT1 [LSM303DLHC_INT1]
4	PE5	I/O	GPIO_EXTI5	INT2 [LSM303DLHC_INT2]
6	VBAT	Power		
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	PC14-OSC32_IN
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	PC15-OSC32_OUT
10	VSS	Power		
11	VDD	Power		
12	PH0 - OSC_IN	I/O	RCC_OSC_IN	PH0-OSC_IN
13	PH1 - OSC_OUT	I/O	RCC_OSC_OUT	PH1-OSC_OUT
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Output	OTG_FS_PowerSwitchOn
17	PC2	I/O	I2S2_ext_SD	
18	PC3	I/O	12S2_SD	PDM_OUT [MP45DT02_DOUT]
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	GPIO_EXTI0	
26	PA3	I/O	I2S2_MCK	
27	VSS	Power		
28	VDD	Power		
29	PA4	I/O	12S3_WS	I2S3_WS [CS43L22_LRCK]
30	PA5	I/O	SPI1_SCK	SPI1_SCK [L3GD20_SC/SPC]
31	PA6	I/O	SPI1_MISO	SPI1_MISO [L3GD20_AS0/SDO]
32	PA7	I/O	SPI1_MOSI	SPI1_MOSI [L3GD20_SDA/SDI/SDO]
47	PB10	I/O	12S2_CK	CLK_IN [MP45DT02_CLK]
48	VCAP1	Power		
49	VSS	Power		
50	VDD	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after		Function(s)	
	reset)			
51	PB12	I/O	12S2_WS	
59	PD12 *	I/O	GPIO_Output	LD4 [Green Led]
60	PD13 *	I/O	GPIO_Output	LD3 [Orange Led]
61	PD14 *	I/O	GPIO_Output	LD5 [Red Led]
62	PD15 *	I/O	GPIO_Output	LD6 [Blue Led]
64	PC7	I/O	12S3_MCK	I2S3_MCK [CS43L22_MCLK]
67	PA8	I/O	USART1_CK	
68	PA9	I/O	USART1_TX	
69	PA10	I/O	USART1_RX	
70	PA11	I/O	USB_OTG_FS_DM	OTG_FS_DM
71	PA12	I/O	USB_OTG_FS_DP	OTG_FS_DP
72	PA13	I/O	SYS_JTMS-SWDIO	SWDIO
73	VCAP2	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	SWCLK
78	PC10	I/O	12S3_CK	I2S3_SCK [CS43L22_SCLK]
80	PC12	I/O	12S3_SD	I2S3_SD [CS43L22_SDIN]
85	PD4 *	I/O	GPIO_Output	Audio_RST [CS43L22_RESET]
86	PD5 *	I/O	GPIO_Input	OTG_FS_OverCurrent
92	PB6	I/O	I2C1_SCL	Audio_SCL [CS43L22_SCL]
94	воото	Boot		
96	PB9	I/O	I2C1_SDA	Audio_SDA [CS43L22_SDA]
98	PE1	I/O	GPIO_EXTI1	MEMS_INT2 [L3GD20_INT2]
99	VSS	Power		
100	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	SR
Project Folder	D:\Programowanie\Stm32\SR
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.2

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	No
Set all free pins as analog (to optimize the power	No
consumption)	

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F411
мси	STM32F411VETx
Datasheet	026289_Rev6

6.2. Parameter Selection

Temperature	25
Vdd	null

7. IPs and Middleware Configuration 7.1. GPIO

7.2. I2C1

12C: 12C

7.2.1. Parameter Settings:

Master Features:

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

Slave Features:

Clock No Stretch Mode Disabled

Primary Address Length selection 7-bit

Dual Address Acknowledged Disabled

Primary slave address 0

General Call address detection Disabled

7.3. I2S2

Mode: Full-Duplex Master mode: Master Clock Output 7.3.1. Parameter Settings:

Generic Parameters:

Transmission Mode Mode Master Transmit

Communication Standard I2S Philips

Data and Frame Format 16 Bits Data on 16 Bits Frame

Selected Audio Frequency 96 KHz *

Real Audio Frequency 89.285 KHz *

Error between Selected and Real -6.99 % *

Clock Parameters:

Clock Source I2S PLL Clock

Clock Polarity Low

7.4. I2S3

Mode: Half-Duplex Master mode: Master Clock Output 7.4.1. Parameter Settings:

Generic Parameters:

Transmission Mode Mode Master Transmit

Communication Standard I2S Philips

Data and Frame Format 16 Bits Data on 16 Bits Frame

Selected Audio Frequency 96 KHz *

Real Audio Frequency 89.285 KHz *

Error between Selected and Real -6.99 % *

Clock Parameters:

Clock Source I2S PLL Clock

Clock Polarity Low

7.5. RCC

High Speed Clock (HSE): BYPASS Clock Source

Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.5.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 3 WS (4 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.6. SPI1

Mode: Full-Duplex Master 7.6.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 2

Baud Rate 48.0 MBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled
NSS Signal Type Software

7.7. SYS

Debug: Serial Wire

Timebase Source: SysTick

7.8. USART1

Mode: Synchronous

7.8.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Clock Parameters:

Clock Polarity

Clock Phase

One Edge

Clock Last Bit

Disable

7.9. USB_OTG_FS

Mode: Host_Only

7.9.1. Parameter Settings:

Host Full Speed 12MBit/s Speed

Signal start of frame Disabled

7.10. **USB_HOST**

Class for FS IP: Communication Host Class (Virtual Port Com)

7.10.1. Parameter Settings:

Host Configuration:

CMSIS RTOS:	
USBH_DEBUG_LEVEL (USBH Debug Level)	0: No debug message
USBH_MAX_DATA_BUFFER (Maximun size of temporary data)	512
USBH_MAX_SIZE_CONFIGURATION (Maximun size in bytes for the Configuration Descriptor)	256
USBH_KEEP_CFG_DESCRIPTOR (Keep the configuration into RAM)	Enabled
USBH_MAX_NUM_CONFIGURATION (Maximun number of supported configuration)	1
USBH_MAX_NUM_SUPPORTED_CLASS (Maximun number of supported class)	1
USBH_MAX_NUM_INTERFACES (Maximun number of interfaces)	2
USBH_MAX_NUM_ENDPOINTS (Maximum number of endpoints)	2

CMSIS_RTOS:

Disabled USBH_USE_OS (Enable the support of an RTOS)

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Low	Audio_SCL [CS43L22_SCL]
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Low	Audio_SDA [CS43L22_SDA]
12S2	PC2	I2S2_ext_SD	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC3	12S2_SD	Alternate Function Push Pull	No pull-up and no pull-down	Low	PDM_OUT [MP45DT02_DOUT]
	PA3	I2S2_MCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	12S2_CK	Alternate Function Push Pull	No pull-up and no pull-down	Low	CLK_IN [MP45DT02_CLK]
	PB12	I2S2_WS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
12\$3	PA4	12S3_WS	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_WS [CS43L22_LRCK]
	PC7	I2S3_MCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_MCK [CS43L22_MCLK]
	PC10	12S3_CK	Alternate Function Push Pull	No pull-up and no pull-down	Low	12S3_SCK [CS43L22_SCLK]
	PC12	I2S3_SD	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_SD [CS43L22_SDIN]
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	PC14-OSC32_IN
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	PC15-OSC32_OUT
	PH0 - OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	PH0-OSC_IN
	PH1 - OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	PH1-OSC_OUT
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SPI1_SCK [L3GD20_SC/SPC]
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SPI1_MISO [L3GD20_AS0/SDO]
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SPI1_MOSI [L3GD20_SDA/SDI/SDO]
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	SWCLK
USART1	PA8	USART1_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USB_OTG_ FS	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	OTG_FS_DM
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	OTG_FS_DP
GPIO	PE2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DATA_Ready [LSM303DLHC_DRDY]
	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CS_I2C/SPI [L3GD20_CS_I2C/SPI]
	PE4	GPIO_EXTI4	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	INT1 [LSM303DLHC_INT1]
	PE5	GPIO_EXTI5	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	INT2 [LSM303DLHC_INT2]
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_FS_PowerSwitchOn
	PA0-WKUP	GPIO_EXTI0	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD4 [Green Led]
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Orange Led]
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD5 [Red Led]
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD6 [Blue Led]
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Audio_RST [CS43L22_RESET]
	PD5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	OTG_FS_OverCurrent
	PE1	GPIO_EXTI1	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	MEMS_INT2 [L3GD20_INT2]

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
USB On The Go FS global interrupt	true	0	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
I2C1 event interrupt		unused		
I2C1 error interrupt		unused		
SPI1 global interrupt		unused		
SPI2 global interrupt	unused			
USART1 global interrupt	unused			
SPI3 global interrupt	unused			
FPU global interrupt	unused			

^{*} User modified value

9. Software Pack Report