
FPGA, one batch: initial host (bars), revised host (dots)
(a) 512 updates
(b) AU batch size
Throughput speedup
0
1
2
AU
SU
WK
SO
PK
Cap.
64
512
4096