
Nov. 4 FPGA; six SSSP pairs on earlier image
Speedup (G+R / Spine)
15
10
5
0
n/m
n/m
AU
SU
WK
SO
PK
LJ
LJ08
R19