
SSSP
CC
ResPR
Oct. 26 FPGA; ResPR: zero propagation rounds
Speedup (G+R / Spine)
100
10
1
AU
SU
WK
SO
PK
LJ
LJ08
R19