
Holdout max error: 15.7%
4 holdout cases
Simulated device cycles
2×10^6
10^6
2×10^5
2×10^5
10^6
2×10^6
Measured FPGA cycles
±20%
Development
Holdout