
Weighted SSSP, banked G+R (FPGA)
Speedup (G+R / Spine)
24
18
12
6
0
AU
SU
WK
SO
PK
LJ
LJ08
R19