

- i) In real addressing mode, the 16bit segment registers indicate the base address of pre-assigned memory areas - segment. In protected mode, segment registers hold pointers to segments. In a descriptor table, the descriptor describes the location, length, and access rights of the memory segment.
- ii) memory specified as RAM outside the CPU and it responds more slowly to access. Address registers are hard-wired to CPU so the cycle required are lesser in comparison to memory (RAM).
- iii) Assembly has complete control over a system's resources so more efficient calculations can be performed. Assembly language has small number of operations, it is less complex and easier to debug. Embedded system programming multiple devices use assembly language and game programmers use it as it is optimised for space and speed.
- iv) The program counter holds address of the next instruction that will get executed, the CPU fetches the instruction from the instruction queue. The instruction address held in instruction pointer, next the CPU decodes the instruction by looking at its binary pattern. If operand involved, CPU fetches it.

executes

saved in the registers or memory (RAM). Then the result

v) A machine cycle defines itself as the step that gets performed by the processor employed in a device and getting all the instructions that get implemented.

An instruction cycle is a process by which a compiler takes an instruction given by a program, then it and executes it from memory. For steps of memory cycle is fetch, decode, execute and store. In instruction cycle these steps are fetch, decode, execute and run.

The Java programming is based on the virtual machine concept. A program written in Java is translated by Java compiler into Java byte code. A low level language quickly executed at run by a program called Java Virtual machine (JVM). The Java Byte code is always the same on different OS, which have Java program independent.

The PC holds the address of instruction. It is sent to instruction register. Using address by then decoded, the operands are fetched that are the register value in this instance. The ALU performs the operation of ADD on the data value.

are shared.

Vii) `mov 2020h, AL` : An Immediate value cannot save register. Using address, by then its decoded, the operands are fetched that are the register value in their instances. The ALU then performs the operations of ADD on the value. By the Date By the values are shared.

viii) `mov 2020h, AL` : An Immediate value cannot save register value. Register value cannot be moved in immediate value.

B) `mov 2x ax, bx` : There's nothing extend in this instruction as the sizes are same for both registers.

C) `mov al, word PTR [ch]` : Most be of save size the illegal.

D) `add [al], [ch]` : The command must have an index of a base register.

E) `INC 1Ah` : No. register to share value, the operation cannot be executed on immediate value.

$$(ix) \cdot \frac{16 \text{ bit} + 32 \text{ bit} (16560)}{8} = 1326 \text{ bytes}$$

(x) `AL` `AX : 3F7A`
`CF = 1` `AX = A72`

Sf = 0

Zf = 0

) BX = FA77

FA78

Cf = 0

Sf = 1

Zf = 0

(i) Segment = 500Eh

Offset = 53D9h

Real Address: 5B4B9

(ii) Segment = 0893h

Offset = B3F63h

Real Address = BC993h

Segment = E828h

Offset = 50ADh

Real Address: ED32Dh

3) (i) .data

A word 10

B word 20

.code

XCHG A, B

call Dump Regs

(ii) .data

X1 word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

V.

X2 word.

21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40

: Code

mov

ax, [x1]

mov ax, [x1+6]

mov

bx, [x2]

mov bx, [x2+6]

xchg

[x1], bx

xchg [x2+6], ax

xchg

ax, [x1+2]

xchg [x1+6], bx

mov

bx, [x2+2]

mov ax, [x1+8]

mov

[x2+2], ax

mov bx, [x2+8]

xchg

[x2+2], bx

xchg [x2+8], ax

xchg

[x1+2], ~~bx~~ [x1+10]

[x1+8], bx

mov

ax, [x1+10]

ax, [x1+10]

mov

bx, [x2+10]

bx, [x2+10]

xchg

[x2+10], ax

[x2+10], ax

xchg

[x1+10], bx

[x1+10], bx

mov ax, [x1+26]

mov ax, [x1+12]

mov bx, [x2+26]

mov bx, [x2+12]

xchg [x1+26], bx

xchg [x2+12], ax

xchg [x2+26], ax

xchg [x1+12], bx

mov ax, [x1+28]

mov ax, [x1+14]

mov bx, [x2+28]

mov bx, [x2+14]

xchg [x1+28], bx

xchg [x2+14], ax

xchg [x2+28], ax

xchg [x2+14], bx

mov ax, [x1+30]

mov ax, [x1+16]

mov bx, [x2+30]

mov bx, [x2+16]

xchg [x1+30], bx

xchg [x2+16], bx

xchg [x2+30], ax

xchg [x1+16], ax

mov ax, [x1+32]

mov ax, [x1+18]

mov bx, [x2+32]


```

mov bx, [x2+18]
xchg [x2+18], ax
xchg [x1+18], bx
mov ax, [x1+20]
mov bx, [x2+20]
xchg [x1+20], bx
xchg [x2+20], ax
mov ax, [x1+22]
mov bx, [x1+22]
mov bx, [x2+22]
xchg [x1+22], bx
xchg [x2+22], ax
mov ax, [x1+24]
mov bx, [x2+24]
xchg [x1+24], bx
xchg [x2+24], ax
xchg [x1+38], bx
xchg [x2+38], ax
mov ax, [x1+40]
mov bx, [x2+40]
xchg [x2+40], ax
xchg [x1+40], bx

```

```

mov bx, [x2+32]
xchg [x1+32], ax
xchg [x1+32], bx
mov bx, [x2+34]
xchg [x2+34], ax
mov ax, [x1+36]
mov bx, [x2+34]
xchg [x1+34], bx
xchg [x2+34], ax
mov ax, [x1+36]
mov bx, [x2+36]
xchg [x1+36], bx
xchg [x2+38], ax
mov ax, [x1+38]
mov bx, [x2+38]
xchg [x1+38], bx

```