

OM-AADL Modeling



AFFIRM TAG-UP 2/11/15

OM-Modeling

- Motivation : Hand code AADL model of OM to contrast with Tower generated model
 - Understand capture of synchronous system composition
 - Contrast to initial Tower event driven model
 - Introduce error-models
 - Investigate SAL frame-work for Integrated formal model capture
 - Platform Dispatch & Local Thread Behavior
 - Communication Behavior
 - Error /Fault manifestations
 - Generate feedback for DSL synthesis path
- Status :
 - Initial Model Created using Standard AADL incorporating Behavior Annex and Error Annex Annotations


OM-Model Description

- ARP nominally assumes faults are introduced by hardware. So our model comprised to parts
 - Logical model representing software
 - Supplemented with Behavioral Annotations




To Check legality if platform and behavioral semantics we executed them using a behavioral simulation. Still debugging

- Platform model representing hardware
 - Supplemented with Error Annex annotations
 - Evaluated two types of error annotations
 - Declarative port propagation
 - Binding propagation



We may integrate with different bus connectivity and error models to explore influence of faults

Error Model Annotations



```
329 package OMErrorLibrary
330 public
331     with ErrorLibrary;
332
333 annex EMV2 {**
334     error types
335         Failure : type ;
336         FailStop : type extends Failure;
337         FailSymmetric : type extends Failure;
338         FailAsymmetric : type extends Failure;
339     end types;
340
341
342 error behavior OMErrorBehavior
343     use types OMErrorLibrary;
344     events
345         Failure : error event {Failure};
346     states
347         Operational: initial state;
348         Failed: state {Failure};
349     transitions
350         FirstFailure : Operational -[Failure]-> Failed;
351
352     -- with reference to the transformation discussion
353     -- I am still a little uncertain to what we need to do here
354     -- but we can stop at one fault
355     WhenFailedFailures : Failed -[Failure]-> Failed;
356 end behavior;
357
358
359 **};
360
361
362
```

Initially using very simple error mode
that is not linked to generic error library types
(See later discussion)

Error Propagations

```

93   g: in propagation (ItemOmission, SymmetricValue, AsymmetricValue);
94   ltr: out propagation (ItemOmission, SymmetricValue, AsymmetricValue);
95   ltl: out propagation (ItemOmission, SymmetricValue, AsymmetricValue);
96   o : out propagation (ItemOmission, SymmetricValue, AsymmetricValue);
97   end propagations;
98
99 component error behavior
100   propagations
101
102   -- there may be a better way to encode this
103   Failed(FailStop)-[]->ltr(ItemOmission);
104   Failed(FailStop)-[]->ltl(ItemOmission);
105   Failed(FailStop)-[]->o(ItemOmission);
106   Failed(FailSymmetric)-[]->ltr(SymmetricValue);
107   Failed(FailSymmetric)-[]->ltl(SymmetricValue);
108   Failed(FailSymmetric)-[]->o(SymmetricValue);
109   Failed(FailAsymmetric)-[]->ltr(AsymmetricValue);
110   Failed(FailAsymmetric)-[]->ltl(AsymmetricValue);
111   Failed(FailAsymmetric)-[]->o(AsymmetricValue);
112
113   -- when operational we propagate what comes in
114   operational -[g(ItemOmission)]->ltr(ItemOmission);
115   operational -[g(ItemOmission)]->ltl(ItemOmission);
116   operational -[g(SymmetricValue)]->ltr(SymmetricValue);
117   operational -[g(SymmetricValue)]->ltl(SymmetricValue);
118   operational -[g(AsymmetricValue)]->ltr(AsymmetricValue);
119   operational -[g(AsymmetricValue)]->ltl(AsymmetricValue);
120 end component;
121 **);
122 end LieutenantHW.verbose;
123
124 system implementation LieutenantHW.concise
125 -- (Pierre 27.01.13) adding a Processor subcomponent
126 subcomponents
127   cpu : processor cpu (Scheduling_Protocol => (RMS));
128
129 annex EMV2 (**
130   use types OMErrorsLibrary, ErrorLibrary;
131   use behavior OMErrorsLibrary::OMErrorBehavior;
132   error propagations
133     bindings: out propagation (ItemOmission, SymmetricValue, AsymmetricValue);
134     flows
135       f1 : error source bindings(ItemOmission, SymmetricValue, AsymmetricValue);
136     end propagations;
137
138 component error behavior
139   propagations
140     Failed(FailStop)-[]->bindings(ItemOmission);
141     Failed(FailSymmetric)-[]->bindings(SymmetricValue);
142     Failed(FailAsymmetric)-[]->bindings(AsymmetricValue);
143   end component;

```

Verbose declarative error propagations

Bindings approach

Behavioral Annotations

```
533 thread implementation LieutenantTH.example
534 annex behavior_specification {**
535     variables
536         v1 : command;
537         v2 : command;
538         v3 : command;
539         tick : slot;
540         o : command;
541     states
542         s1: initial complete state;
543         s0 : complete state;
544         inc: state;
545     transitions
546
547         ts1 : s1 -[on dispatch]-> inc;
548 -- first round send commands to other lieutenants
549         tic: inc-[tick == "command"]-> s0 {tick := "exchange"};
550         tie: inc-[tick == "exchange"]-> s0 {tick := "vote"; v1 := FromS:ToLTL!(v1); ToLTR!(v1)};
551         tiv: inc-[tick == "vote"]-> s0 {tick := "command"; v2 := FromLTR; v3 := FromLTR; mv!(v1, v2, v3, o); ToTroops!(o)};
552
553 -- initial program
554
```

Behavior expressed using
global schedule

Start up issues not covered in
initial model

```
23
24 data command
25   properties
26     Data_Model::Data_Representation => Enum;
27     Data_Model::Enumerators => ("null", "attack", "retreat", "hold position");
28     Data_Model::Representation => ("00", "01", "10", "11");
29 end command;
30
31 data slot
32   properties
33     Data_Model::Data_Representation => Enum;
34     Data_Model::Enumerators => ("command", "exchange", "vote");
35     Data_Model::Representation => ("00", "01", "10", "11");
36 end slot;
37
38 data number
```

Subprogram

```
441 subprogram maj_vote
442 -- quick draft: just looks for two agreeing values assuming 1 fault
443 -- we may want to re-code this to more closely reflect S&L
444 features
445   x : in parameter command;
446   y : in parameter command;
447   z : in parameter command;
448   o : out parameter command;
449
450 annex behavior_specification {**
451     states
452         s1: initial final state;
453     transitions
454         t0 : s1 -[x = y]-> s1 or s2;
455         t1 : s1 -[x = z]-> s1 or s2;
456         t2 : s1 -[y = z]-> s1 or s2;
457         t3 : s1 -[x /= z and y /= z]-> s1 or s2;
458
459 **}
460
461 end maj_vote;
462
```


Thoughts Related to Model Construction -I

- Synchronous execution model of AADL appears to make the logic error consideration simpler
 - Much easier to encode omission error model once the periodic rates capture an expected arrival time
- Formal model needs to integrate platform dispatch behavior and thread local behavior
 - We working hybrid calendar based abstraction in SAL.
- The declarative error propagation “encodes” assumptions of the error propagation
- How is this kept consistent with real behavior?
 - This is interesting for logical error propagations
 - Consider TTP/Membership.
 - How and where is the captured?
 - To complex to capture using the EA
 - Can we deduce the abstract error propagation from the fusion of the error model and behavioral model using the AFFIRM approach?
 - Do we need error propagation or do we need only local fault models?
- **Hunch** *Bindings maybe a simpler mechanism to support error and behavior integration.*
 - Logical model is “overridden” by fault propagation at binding intersection point

Since AFFIRM is a targeting synthesis from levels above the implementation model, what can we learn from the AADL model capture.

- To drive consistency - Is the path to the formal model through the implementation model or orthogonal to it

Thoughts Related to Model Construction -II

- In learning the background of the AADL model we looked at alternative representations
 - COMPASS SLIM
 - Integrated Error/Behavior model
 - MILS_AADL
 - Interesting refinement using known libraries for Distributed MILS implementation
 - BLESS-BA
 - Clean semantics for behavioral annotation
 - Frozen inputs and outputs during execute states
 - Much easier to compose with dispatch behavior
 - Chosen as exploratory basis of calendar-based SAL abstraction (in Progress)
 - BLESS bindings to platform model
bless-nim2013.pdf
 - Bless requires dispatch mechanisms that are not yet part of core standard **
 - Timed Port (See attached)
 - Exploratory thoughts of modeling BRAIN flooding protocol and TTP/ START-UP indicated that this type of construct may be required
 - What can we learn here?
 - Do we have a set of synthesis platform primitives related to behavior and platform level support?

* *We have already closed these loops with the AADL working groups

Modeling Faults

- In order to integrate errors in to fuse behavior and error we need a cleaner semantics and error primitives to allow for cross annex fusion

- Working to redefined error library

- [Value] {Synatic Error, Semantic Error}
 - [Time] {OrdinalTimingError, CardinalTimingError}
 - [Persistence] {PermanentError, TransientError, RepetitiveError}
 - [Symmetry] {SymmetricError, AsymmetricError}
 - [Detectability] {Locally Detectable Not-locally Detectable Error }

Using our simpler ontology higher-level fault-error manifestations are formed by taking the product of each if the contributing themes. For example

- StuckValue => PermanentError * ValueError
 - SubtleValueError => NonSelfDetectable * ValueError;

A babbling idiot (assuming incomprehensible noise transmissions) would be

- Babbling Idiot => Permanent * * Symmetric * * SyntacticError

Note for such products to be clean, it is essential that the themes and base types are suitably orthogonal.

- Type products used to compose behaviors
 - This may enable a simpler mapping. Each error type would introduce a behavior into the logical model
 - Can we end up with Error Insertions scripts, that allow for non-deterministic fault injections
 - Do we need equivalence class mapping to keep state-space manageable ?
 - Does AFFIRM calculate the equivalence classes?

What does this all mean to AFFIRM?

- Working at AADL model is equivalent to Level 5 of our original abstraction hierarchy
 - Our main intent was to work bottom up to get an handle on the following
 - Execution platform primitives
 - Integration of fault , architecture and nominal behavior models
 - Raising to the next level of abstraction may allow for abstraction properties to explored
 - Consider bus abstraction for communication action
 - How are communication properties communicated ?
 - How is the abstraction reflected in the DSL?
 - Many other issues encountered during this work
 - Consider start-up to nominal transition
 - Often such issues are separated in formal analysis?
 - In AFFIRM we need to integrate these aspects into the DSL?
 - What primitives of behavior will be need to achieve this?
 - We may also learn from DMILS Synthesis approach (still processing)
 - DMILS syntheses using characterized known libraries
 - E.g. TTEthernet
 - AFFRIM may need to surpass this
 - In place of known libraries we may create proof obligations for the lower levels of refinement