


**\*6.1** An FSM is defined by the state-assigned table in Figure P6.1. Derive a circuit that realizes this FSM using D flip-flops.



| Present state<br>$y_2y_1$ | Next state          |                     | Output<br>$z$ |
|---------------------------|---------------------|---------------------|---------------|
|                           | $w = 0$<br>$Y_2Y_1$ | $w = 1$<br>$Y_2Y_1$ |               |
| 00                        | 10                  | 11                  | 0             |
| 01                        | 01                  | 00                  | 0             |
| 10                        | 11                  | 00                  | 0             |
| 11                        | 10                  | 01                  | 1             |

Figure P6.1

blems 6.1 and

| $y_2y_1$ | PS | $w$ | NS | $Y_2Y_1$ | $D_2D_1$ | $z$ |
|----------|----|-----|----|----------|----------|-----|
| 00       | A  | 0   | C  | 10       | 10       | 0   |
| 00       | A  | 1   | D  | 11       | 11       | 0   |
| 01       | B  | 0   | B  | 01       | 01       | 0   |
| 01       | B  | 1   | A  | 00       | 00       | 0   |
| 10       | C  | 0   | D  | 11       | 11       | 0   |
| 10       | C  | 1   | A  | 00       | 00       | 0   |
| 11       | D  | 0   | C  | 10       | 10       | 1   |
| 11       | D  | 1   | B  | 01       | 01       | 1   |

$D_2$  SOP:

| $w \backslash y_2y_1$ | 00 | 01 | 11 | 10 |
|-----------------------|----|----|----|----|
| 0                     | 1  | 0  | 1  | 1  |
| 1                     | 1  | 0  | 0  | 0  |

$$D_2 = \bar{y}_2 \bar{y}_1 + y_2 \bar{w}$$

$D_1$  SOP:

| $w \backslash y_2 y_1$ | 00 | 01 | 11 | 10 |
|------------------------|----|----|----|----|
| 0                      | 0  | 1  | 0  | 1  |
| 1                      | 1  | 0  | 1  | 0  |


by observation  
this is XOR gate

$$D_1 = y_2 \oplus y_1 \oplus w$$


$z$  SOP:

| $w \backslash y_2 y_1$ | 00 | 01 | 11 | 10 |
|------------------------|----|----|----|----|
| 0                      | 0  | 0  | 1  | 0  |
| 1                      | 0  | 0  | 1  | 0  |

$$z = y_2 y_1$$



**\*6.2** Derive a circuit that realizes the FSM defined by the state-assigned table in Figure P6.1 using JK flip-flops.



| Present state<br>$y_2y_1$ | Next state          |                     | Output<br>$z$ |
|---------------------------|---------------------|---------------------|---------------|
|                           | $w = 0$<br>$Y_2Y_1$ | $w = 1$<br>$Y_2Y_1$ |               |
| 00                        | 10                  | 11                  | 0             |
| 01                        | 01                  | 00                  | 0             |
| 10                        | 11                  | 00                  | 0             |
| 11                        | 10                  | 01                  | 1             |

Figure P6.1

Problems 6.1 o

| $y_2y_1$ | PS | $w$ | NS | $Y_2Y_1$ | $J_2K_2$ | $J_1K_1$ | $Z$ |
|----------|----|-----|----|----------|----------|----------|-----|
| 00       | A  | 0   | C  | 10       | 1d       | 0d       | 0   |
| 00       | A  | 1   | D  | 11       | 1d       | 1d       | 0   |
| 01       | B  | 0   | B  | 01       | 0d       | d0       | 0   |
| 01       | B  | 1   | A  | 00       | 0d       | d1       | 0   |
| 10       | C  | 0   | D  | 11       | d0       | 1d       | 0   |
| 10       | C  | 1   | A  | 00       | d1       | 0d       | 0   |
| 11       | D  | 0   | C  | 10       | d0       | d1       | 1   |
| 11       | D  | 1   | B  | 01       | d1       | d0       | 1   |

$J_2$  SOP:

| $y_2y_1$ | 00 | 01 | 11 | 10 |
|----------|----|----|----|----|
| $w=0$    | 1  | 0  | d  | d  |
| $w=1$    | 1  | 0  | d  | d  |

$J_2 = \overline{Y_1}$

$K_2$  SOP:

| $y_2y_1$ | 00 | 01 | 11 | 10 |
|----------|----|----|----|----|
| $w=0$    | d  | d  | 0  | 0  |
| $w=1$    | d  | d  | 1  | 0  |

$K_2 = w$

$J_1$  SOP:

| $w \backslash y_2 y_1$ | 00 | 01 | 11 | 10 |
|------------------------|----|----|----|----|
| 0                      | 0  | d  | d  | 1  |
| 1                      | 1  | d  | d  | 0  |

$$J_1 = y_2 \bar{w} + \bar{y}_2 w$$

$$= y_2 \oplus w$$

$K_1$  SOP:

| $w \backslash y_2 y_1$ | 00 | 01 | 11 | 10 |
|------------------------|----|----|----|----|
| 0                      | d  | 0  | 1  | d  |
| 1                      | d  | 1  | 0  | d  |

$$K_1 = y_2 \bar{w} + \bar{y}_2 w$$


$$= y_2 \oplus w$$

$$= J_1$$

$Z$  SOP:

| $w \backslash y_2 y_1$ | 00 | 01 | 11 | 10 |
|------------------------|----|----|----|----|
| 0                      | 0  | 0  | 1  | 0  |
| 1                      | 0  | 0  | 1  | 0  |

$$Z = y_2 y_1$$



clock = C

- 6.3** Derive the state diagram for an FSM that has an input  $w$  and an output  $z$ . The machine has to generate  $z = 1$  when the previous four values of  $w$  were 1001 or 1111; otherwise,  $z = 0$ . Overlapping input patterns are allowed. An example of the desired behavior is

$w : 010111100110011111$


$z : 000000100100010011$

Derive using Mealy then Moore

Mealy:

Let

|        |   | NS    |   | NS    |   | output |       |
|--------|---|-------|---|-------|---|--------|-------|
| PS     |   | $w=0$ |   | $w=1$ |   | $w=0$  | $w=1$ |
| A: 0   | A | 0     | 0 | B 1   | 0 | 0      | 0     |
| B: 1   | C | 10    | 0 | D 11  | 0 | 0      | 0     |
| C: 10  | E | 100   | 0 | B 1   | 0 | 0      | 0     |
| D: 11  | C | 10    | 0 | F 111 | 0 | 0      | 1     |
| E: 100 | A | 0     | 0 | B 1   | 0 | 0      | 1     |
| F: 111 | C | 10    | 0 | F 111 | 0 | 0      | 1     |




Moore:

Let

whenever input breaks pattern  
go back

| PS      | NS     | NS      | Z |
|---------|--------|---------|---|
| A: 0    | A: 0   | B: 1    | 0 |
| B: 1    | C: 10  | D: 11   | 0 |
| C: 10   | E: 100 | B: 1    | 0 |
| D: 11   | C: 10  | G: 111  | 0 |
| E: 100  | A: 0   | F: 1001 | 0 |
| F: 1001 | C: 10  | D: 11   | 1 |
| G: 111  | C: 10  | H: 1111 | 0 |
| H: 1111 | C: 10  | H: 1111 | 1 |



## 6.4 Write Verilog code for the FSM described in Problem 6.3.


Write code for Moore only

```
1  module moore(clock, reset, w, z);
2  input clock, reset, w;
3  output reg z;
4
5  parameter A = 4'b0000;
6  parameter B = 4'b0001;
7  parameter C = 4'b0010;
8  parameter D = 4'b0011;
9  parameter E = 4'b0100;
10 parameter F = 4'b1001;
11 parameter G = 4'b0111;
12 parameter H = 4'b1111;
13
14 reg [3:0] y, Y;
15
16 always @(y or w)
17 begin
18     case (y)
19         A: Y <= (w ? B : A);
20         B: Y <= (w ? D : C);
21         C: Y <= (w ? B : E);
22         D: Y <= (w ? G : C);
23         E: Y <= (w ? F : A);
24         F: Y <= (w ? D : C);
25         G: Y <= (w ? H : C);
26         H: Y <= (w ? H : C);
27         default: Y <= 4'bxxxx;
28     endcase
29 end
30 always @(negedge reset or posedge clock)
31 begin
32     if (!reset)
33         y <= A;
34     else
35         y <= Y;
36
37     z = (y == F) | (y == H);
38 end
39 endmodule
40
```

- \*6.5 Derive a minimal state table for a single-input and single-output Moore-type FSM that produces an output of 1 if in the input sequence it detects either 110 or 101 patterns. Overlapping sequences should be detected.

whenever input breaks pattern  
go back

| PS     | NS     | NS     | Z |
|--------|--------|--------|---|
| A: 0   | A: 0   | B: 1   | 0 |
| B: 1   | C: 10  | D: 11  | 0 |
| C: 10  | A: 0   | E: 101 | 0 |
| D: 11  | E: 110 | D: 11  | 0 |
| E: 110 | A: 0   | F: 101 | 1 |
| F: 101 | C: 10  | D: 11  | 1 |





**\*6.15** Show a state table for the state-assigned table in Figure P6.1, using  $A, B, C, D$  for the four rows in the table. Give a new state-assigned table using a one-hot encoding. For  $A$  use the code  $y_4y_3y_2y_1 = 0001$ . For states  $B, C, D$  use the codes 0010, 0100, and 1000, respectively. Synthesize a circuit using D flip-flops.

| Present state | Next state |         | Output<br>$z$ |
|---------------|------------|---------|---------------|
|               | $w = 0$    | $w = 1$ |               |
|               |            |         |               |
| $A$           | $C$        | $D$     | 0             |
| $B$           | $B$        | $A$     | 0             |
| $C$           | $D$        | $A$     | 0             |
| $D$           | $C$        | $B$     | 1             |


| Present state<br>$y_2y_1$ | Next state |          | Output<br>$z$ |
|---------------------------|------------|----------|---------------|
|                           | $w = 0$    | $w = 1$  |               |
|                           | $Y_2Y_1$   | $Y_2Y_1$ |               |
| 00                        | 10         | 11       | 0             |
| 01                        | 01         | 00       | 0             |
| 10                        | 11         | 00       | 0             |
| 11                        | 10         | 01       | 1             |

**Figure P6.1**

blems 6.1 and

| Present state | Next state     |                | Output<br>$z$ |
|---------------|----------------|----------------|---------------|
|               | $w = 0$        | $w = 1$        |               |
|               | $y_4y_3y_2y_1$ | $y_4y_3y_2y_1$ |               |
| $A$           | 0001           | 0100           | 0             |
| $B$           | 0010           | 0010           | 0             |
| $C$           | 0100           | 1000           | 0             |
| $D$           | 1000           | 0100           | 1             |

**6.23** Design a modulo-6 counter, which counts in the sequence 0, 1, 2, 3, 4, 5, 0, 1, .... The counter counts the clock pulses if its enable input,  $w$ , is equal to 1. Use D flip-flops in your circuit.



| $x_3$ | $x_2$ | $x_1$ | PS | $w$ | NS | $Y_3$ | $Y_2$ | $Y_1$ | $D_3$ | $D_2$ | $D_1$ |
|-------|-------|-------|----|-----|----|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | A  | 0   | A  | 0     | 0     | 0     | 0     | 0     | 0     |
| 0     | 0     | 0     | A  | 1   | B  | 0     | 0     | 1     | 0     | 0     | 1     |
| 0     | 0     | 1     | B  | 0   | B  | 0     | 0     | 1     | 0     | 0     | 1     |
| 0     | 0     | 1     | B  | 1   | C  | 0     | 1     | 0     | 0     | 1     | 0     |
| 0     | 1     | 0     | C  | 0   | C  | 0     | 1     | 0     | 0     | 1     | 0     |
| 0     | 1     | 0     | C  | 1   | D  | 0     | 1     | 1     | 0     | 1     | 1     |
| 0     | 1     | 1     | D  | 0   | D  | 0     | 1     | 1     | 0     | 1     | 1     |
| 0     | 1     | 1     | D  | 1   | E  | 1     | 0     | 0     | 1     | 0     | 0     |
| 1     | 0     | 0     | E  | 0   | E  | 1     | 0     | 0     | 1     | 0     | 0     |
| 1     | 0     | 0     | E  | 1   | F  | 1     | 0     | 1     | 1     | 0     | 1     |
| 1     | 0     | 1     | F  | 0   | F  | 1     | 0     | 1     | 1     | 0     | 1     |
| 1     | 0     | 1     | F  | 1   | A  | 0     | 0     | 0     | 0     | 0     | 0     |

$D_3$  SOP

| $x_3 \backslash x_2 x_1$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       | 0  | 0  | 1  | 1  |
| 01                       | 0  | 0  | 1  | 1  |
| 11                       | 0  | 1  | 1  | 0  |
| 10                       | 0  | 0  | 1  | 1  |

$$D_3 = x_3 \bar{x}_1 + x_3 \bar{w} + x_2 x_1 w$$

$D_2$  SOP

| $x_3 \backslash x_1 w_2$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       | 0  | 1  | d  | 0  |
| 01                       | 0  | 1  | d  | 0  |
| 11                       | 1  | 0  | d  | 0  |
| 10                       | 0  | 1  | d  | 0  |




$$D_2 = x_2 \bar{x}_1 + x_1 \bar{w} + \bar{x}_3 x_2 x_1 w$$

$D_1$  SOP

| $x_3 \backslash x_1 w_2$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       | 0  | 0  | d  | 0  |
| 01                       | 1  | 1  | d  | 1  |
| 11                       | 0  | 0  | d  | 0  |
| 10                       | 1  | 1  | d  | 1  |


$$D_1 = \bar{y}_1 w + x_1 \bar{w}$$

$$= x_1 \oplus w$$



clock = C

**6.24** Repeat Problem 6.23 using JK flip-flops.



| $y_3 y_2 y_1$ | PS | W | NS | $Y_3 Y_2 Y_1$ | $J_3 k_3$ | $J_2 k_2$ | $J_1 k_1$ |
|---------------|----|---|----|---------------|-----------|-----------|-----------|
| 0 0 0         | A  | 0 | A  | 0 0 0         | 0 d       | 0 d       | 0 d       |
| 0 0 1         | A  | 1 | B  | 0 0 1         | 0 d       | 0 d       | 1 d       |
| 0 1 0         | B  | 0 | B  | 0 0 1         | 0 d       | 0 d       | d 0       |
| 0 1 1         | B  | 1 | C  | 0 1 0         | 0 d       | 1 d       | d 1       |
| 1 0 0         | C  | 0 | C  | 0 1 0         | 0 d       | d 0       | 0 d       |
| 1 0 1         | C  | 1 | D  | 0 1 1         | 0 d       | d 0       | 1 d       |
| 1 1 0         | D  | 0 | D  | 0 1 1         | 0 d       | d 0       | d 0       |
| 1 1 1         | D  | 1 | E  | 1 0 0         | 1 d       | d 1       | d 1       |
| 0 0 0         | E  | 0 | E  | 1 0 0         | d 0       | 0 d       | 0 d       |
| 0 0 1         | E  | 1 | F  | 1 0 1         | d 0       | 0 d       | 1 d       |
| 0 1 0         | F  | 0 | F  | 1 0 1         | d 0       | 0 d       | d 0       |
| 0 1 1         | F  | 1 | A  | 0 0 0         | 0 1       | 0 d       | d 1       |

$J_3$  SOP

| $y_3 \backslash y_1$ | $w$ | 00 | 01 | 11 | 10 |
|----------------------|-----|----|----|----|----|
| 00                   | 0   | 0  | 0  | d  | d  |
| 01                   | 0   | 0  | 0  | d  | d  |
| 11                   | 0   | 0  | 1  | d  | d  |
| 10                   | 0   | 0  | 0  | d  | d  |

$$J_3 = y_2 y_1 w$$

$k_3$  SOP

| $y_3 \backslash y_1 w_2$ | 00 | 01 | 11 | 10 |
|--------------------------|----|----|----|----|
| 00                       | d  | d  | d  | 0  |
| 01                       | d  | d  | d  | 0  |
| 11                       | d  | d  | d  | 1  |
| 10                       | d  | d  | d  | 0  |

$$k_3 = y_1 w$$

$J_2$  SOP

| $\begin{matrix} x_3 \\ x_1 \backslash w_2 \end{matrix}$ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 00  | 0  | d  | d  | 0  |
| 01  | 0  | d  | d  | 0  |
| 11  | 1  | d  | d  | 0  |
| 10  | 0  | d  | d  | 0  |

$$J_2 = \overline{x_3} x_1 w$$

$k_2$  SOP

| $\begin{matrix} x_3 \\ x_1 \backslash w_2 \end{matrix}$ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 00  | d  | 0  | d  | d  |
| 01  | d  | 0  | d  | d  |
| 11  | d  | 1  | d  | d  |
| 10  | d  | 0  | d  | d  |

$$k_2 = x_1 w$$

$J_1$  SOP


| $\begin{matrix} x_3 \\ x_1 \backslash w_2 \end{matrix}$ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 00  | 0  | 0  | d  | 0  |
| 01  | 1  | 1  | d  | 1  |
| 11  | d  | d  | d  | d  |
| 10  | d  | d  | d  | d  |

$$J_1 = w$$

$k_1$  SOP

| $\begin{matrix} x_3 \\ x_1 \backslash w_2 \end{matrix}$ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 00  | d  | d  | d  | d  |
| 01  | d  | d  | d  | d  |
| 11  | 1  | 1  | d  | 1  |
| 10  | 0  | 0  | d  | 0  |

$$k_1 = w$$



clock = c