

*6.1 An FSM is defined by the state-assigned table in Figure P6.1. Derive a circuit that realizes this FSM using D flip-flops.




| Present | Next | | |
|---|----------|----------|--------|
| state | w = 0 | w = 1 | Output |
| <i>y</i> ₂ <i>y</i> ₁ | Y_2Y_1 | Y_2Y_1 | z |
| 0.0 | 10 | 1 1 | 0 |
| 0.1 | 0 1 | 0 0 | 0 |
| 10 | 11 | 0 0 | 0 |
| 11 | 10 | 0 1 | 1 |


Figure P6.1

blems 6.1 and






*6.2 Derive a circuit that realizes the FSM defined by the state-assigned table in Figure P6.1 using JK flip-flops.




| Present | Next | _ | | | |
|----------|----------|----------|--------|--|--|
| state | w = 0 | w = 1 | Output | | |
| y_2y_1 | Y_2Y_1 | Y_2Y_1 | z | | |
| 0.0 | 10 | 1 1 | 0 | | |
| 0 1 | 0 1 | 0 0 | 0 | | |
| 10 | 11 | 0 0 | 0 | | |
| 1 1 | 10 | 0 1 | 1 | | |

Figure P6.1


Problems 6.1 c






6.3 Derive the state diagram for an FSM that has an input w and an output z. The machine has to generate z = 1 when the previous four values of w were 1001 or 1111; otherwise, z = 0. Overlapping input patterns are allowed. An example of the desired behavior is

w: 010111100110011111 *z*: 00000010010011001





6.4 Write Verilog code for the FSM described in Problem 6.3.

Write code for Moore only

```
module moore(clock, reset, w, z);
 2
     input clock, reset, w;
 3
    output reg z;
    parameter A = 4'b0000;
parameter B = 4'b0001;
 5
 6
    parameter C = 4'b0010;
 8
    parameter D = 4'b0011;
    parameter E = 4'b0100;
9
    parameter F = 4'bl001;
parameter G = 4'b0111;
10
11
12 parameter H = 4'bllll;
13
14
    reg [3:0] y, Y;
15
16
    always @(y or w)
17 🖯 begin
18 ⊟ case (y)
19
            A: Y <= (w ? B : A);
             B: Y <= (w ? D : C);
20
21
             C: Y <= (w ? B : E);
             D: Y <= (w ? G : C);
22
23
             E: Y <= (w ? F : A);
              F: Y <= (w ? D : C);
24
             G: Y <= (w ? H : C);
25
26
             H: Y <= (w ? H : C);
27
              default: Y <= 4'bxxxx;
28 end
           endcase
30 always @(negedge reset or posedge clock)
31 - begin
32
         if (!reset)
33
            y <= A;
34
           else
             y <= Y;
35
36
37
           z = (y == F) | (y == H);
   end
38
39 endmodule
40
```

*6.5 Derive a minimal state table for a single-input and single-output Moore-type FSM that produces an output of 1 if in the input sequence it detects either 110 or 101 patterns. Overlapping sequences should be detected. whenever input breaks pattern go back NS NS PS 동 w=0 D B 1 0 AO DI 0 10 C: 10 F 101 0 D: 11 E: 110 F: 101 E 110 0 DII F 101 0 C 10 11 0 w=0 W. 0 w= 0 wel F 101 10 A Reset 0 0 wel Wel W=[110 11 w=0

W=0

*6.15 Show a state table for the state-assigned table in Figure P6.1, using A, B, C, D for the four rows in the table. Give a new state-assigned table using a one-hot encoding. For A use the code $y_4y_3y_2y_1 = 0001$. For states B, C, D use the codes 0010, 0100, and 1000, respectively. Synthesize a circuit using D flip-flops.

| Present | Next state | | | |
|---------|------------|-------|--------|--|
| state | w = 0 | w = 1 | Output | |
| | | | z | |
| A | (| 0 | 0 | |
| B | В | À | 0 | |
| C | D | A | 0 | |
| D | C | B | | |

| Present | Next | _ | |
|---|----------|----------|--------|
| state | w = 0 | w = 1 | Output |
| <i>y</i> ₂ <i>y</i> ₁ | Y_2Y_1 | Y_2Y_1 | z |
| 0.0 | 10 | 1 1 | 0 |
| 0 1 | 0 1 | 0 0 | 0 |
| 10 | 11 | 0 0 | 0 |
| 11 | 10 | 0 1 | 1 |

Figure P6.1

blems 6.1 and

| | Present | Next state | | | | |
|---|---------|---------------------|------------|--|--|--|
| | state | w = 0 w | = 1 Output | | | |
| | 7473727 | <u>፞፞፞፞፞</u> ፞ጜጜጜጚጚ | KKK z | | | |
| A | 1000 | 010000 | 0 | | | |
| B | 0010 | 10000 | 0 100 | | | |
| D | 1000 | 01000 | | | | |
| | | | 1 | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

6.23 Design a modulo-6 counter, which counts in the sequence $0, 1, 2, 3, 4, 5, 0, 1, \ldots$ The counter counts the clock pulses if its enable input, w, is equal to 1. Use D flip-flops in your circuit.

