

THE LNM INSTITUTE OF INFORMATION TECHNOLOGY

B.TECH. 4th SEMESTER (2015-16)

COMPUTER ORGANIZATION & ARCHITECTURE, ENDTERM EXAM

MAX MARKS: 100 TIME: 3 HOURS

Q1. Fill in the blanks:	(10*1=10)
a) The hardware which determines potential data hazards in a pipelined are	chitecture is called
b) The Hamming distance between 10010 and 10101 is	
c) An optical mouse has an LED and a on the bottom.	
d) A system with frequent page faults is said to be	
e) A 64kB of cache can be organized as cache lines of 64 byt	es each.
f) A device that produces an image line by line is called a	device.
g) Distributing data over multiple drives in RAID is called	
h) modems can transmit data in both directions at the same ti	
i) In a digital camera, the film is replaced by a rectangular array of	that are sensitive to light.
j) In CYMK colour printers, the inks used are cyan, yellow, magenta and	
2. What do the following acronyms stand for?	(5*1=5)
a) SIMD b) BIOS c) MMU d) LCD e) PSW	
-	
Q3. State two differences between:	(5*2=10)
**RISC and CISC b) Macros and procedures c) Virtual memory in segmentation d) Interrupts and traps (Synchronous and as	mplementations using paging and synchronous buses
24. Discuss a two-level centralized bus arbitration system.	(5)
Q5. Assume that for a process, x and y are stored in a memory segment whose at offset 20 and y is stored in the next word. z is to be stored at memory addre R2 and offset is 30. Assume a byte addressable memory and a 32-bit machine.	base address is in register R5. x is ss whose base address is in register
For the C statement $z = x * y$	
a) Write the equivalent assembly language instructions and indicate the address	sing modes being used in each. (8)
b) For any two assembly language instructions in your program (must be of and arithmetic), write the corresponding microinstructions.	different types, ex. data movement (5+5)



Q6. Given a virtual memory system, a 2-way set associative cache and a page table for a process P. Assume cache blocks of 8 words and a page table for a process P. Assume cache blocks of 8 words and page size of 16 words. In the system below, main memory is divided into blocks and two blocks equal one page frame. (DO NOT give objective answers. Show the working.)

equ	equal one page frame. (DO NOT give objective							
		Gd	e (apocity = 32	. ८००७ .	Pag	ge		Block
					0	{	Data Data	0 1 2 3
		,	Frame	Block	1	l	Data	
	Frame	Valid		Data 0	•	$r \mid$	Data	4
0	3	1	0 {	Data 1	2	1 [Data	5
1	0	1	•				Data	6
2	-	0	ı {	Data 2	3	+	Data	7
3	2	1	' 1	Data 3		<u> </u>	Data	8
4	1	1	2 {	Data 4	4	\downarrow		
		1	2 {	Data 5		1	Data	9
5	-	0		Data 6	5	r l	Data	10
6	-	0	3 {	Data 7	J	1	Data	11
7	-	0		- Data '	6	$r \vdash$	Data	12
			Мо	in memory	U	1	Data	13
	Page 7	Γable	IVIA	in inclinory	_	rH	Data	14
	•				7	1 -		
							Data	15

Virtual memory for Process P

a)	How many bits are there in a virtual address of process P?	(2)
b)	How many bits are there in the physical address?	(2)
c)	Determine the translation of virtual address 1810 into physical address.	(5)
d)	Determine the number of cache hits and misses if the following sequence of accessed:	memory addresses

is

49, 59, 50, 62, 3, 10, 17, 22

Show the status of cache at each step.

(16)

Compute the hit ratio. e)

(2)

Q7. Use the information in the following table to answer the question below:

Processor	Clock rate	CPI Class A	CPI Class B	CPI Class C	CPI Class D
PI	1.5 GHz	1	2	. 3	4
P2	2 GHz	2	2	2	2

Given a program with 10⁶ instructions, divided into instruction classes as follows: 10% class A, 20% class B, 50% class C and 20% class D, which implementation is faster?

Q8. Consider the following sequence of instructions being executed in a 5-stage pipeline having separate instruction and data caches. The pipeline stages are IF, ID, EX, OF, WB (in this order).

LOOP: ADDI R12, R12, 4

LW R8, 40(R12)

ADD R9, R9, R8

ADDI R11, R11, -1

CMP R11, R0

BNE LOOP

a) Identify the different types of pipeline hazards.

(5)

b) Determine the stages where pipeline needs to be stalled to correctly execute the instruction sequence. (5)

c) Can operand forwarding help reduce the hazards? Show how.

(5)

d) Can you suggest any reordering of instructions that would reduce the number of bubbles.

Show how. (5)