


#### **Skymizer** | **Porting ONNC to NVDLA**

Po-Yen Chen (poyenc@skymizer.com)

## Implement An NVDLA Backend

What do we need to do to port ONNC to NVDLA?

- Legalization Convert unsupported operators and attributes to a set of supported operators.
- Map ONNX operators to NVDLA execution units
- Generate NVDLA loadable



#### Legalization


Convert unsupported operators and attributes to a set of supported operators.

- Convert Gemm to Conv
- Partition GlobalAveragePool into multiple AvergePool
- Implement Clip with Min & Max
- Calibrate padded AvergePool
- Split Conv by channel




# **Mapping ONNC IRs To Execution Units**

Hardware Execution Unit	ONNX Operator
CONV + SDP	Conv (Gemm)
SDP	Relu, Add, Mul, Sum, Max, Min, PRelu (BatchNormalization, Clip)
PDP	MaxPool, AveragePool (GlobalAveragePool, ReduceMean)
CDP	LRN
RUBIK	Transpose
CPU	Softmax
N/A	Concat, Reshape, Unsqueeze, Identity





#### **Generate NVDLA Loadables**



- NVDLA-supported operators vs fall-back-to-CPU operators
- UMD parses Loadables and KMD drives NVDLA based on network information.



#### **Programming Interface**

NVDLA Open Source Software repository: <a href="https://github.com/nvdla/sw">https://github.com/nvdla/sw</a>

- NVDLA Loadable format defined in <u>umd/core/src/common/include/priv/Loadable.h</u>
- Programming interface defined in <u>kmd/firmware/include/dla\_interface.h</u>
- We use the Loadable structure to generate NVDLA loadable file and configure each hardware layer using dla\_interface.h types



#### **NVDLA Operation Descriptors**

Operation descriptor & surface descriptor

- Common operation descriptor decides <u>what</u> to do with each hardware layer (<u>dla\_common\_op\_desc</u>)
- Operation descriptor decides <u>how</u> to program each layer (<u>dla\_operation\_container</u>)
- Surface descriptor determines the input/output data shape and location (<u>dla\_surface\_container</u>)
- In backend method addCodeEmit(), we create descriptor instances for each ONNC IR (implemented in CodeEmitVisitor)



#### Support A New IR - Backend

#### Register lower for Add IR in NVDLA backend

```
// NvDlaBackend.cpp
#include <onnc/Transforms/TensorSel/Standards/ConvLower.h>
// 1. Add include directive for AddLower declaration
#include <onnc/Transforms/TensorSel/Standards/AddLower.h>

void NvDlaBackend::RegisterLowers(LowerRegistry& pRegistry) const
{
    pRegistry.emplace<ConvLower>();
    // 2. Add AddLower for accepting ONNX Add IR
    pRegistry.emplace<AddLower>();
}
```

#### Support A New IR - Visitor

We dispatch ONNC IR to CodeEmitVisitor, and map ONNC IR to hardware execution units in its visit() methods. e.g. Add:

```
// CodeEmitVisitor.h
class CodeEmitVisitor : public CustomVisitor<CodeEmitVisitor>, private NvDlaConstants
{
public:
    void visit(const Conv& pConv) override;
    void visit(Conv& pConv) override;

// 1. add visit method for const Add IR
    void visit(const Add& pOp) override;

// 2. add visit method for non-const Add IR, force it calls the previous version
    void visit(Add& pOp) orverride { visit(const_cast<const Add&>(pOp)); }
};
```

#### Support A New IR - Descriptor Wrapper

In the definition of *NvDlaDlaOperation* class, it wraps 3 descriptor structures

```
// NvDlaMeta.h
class NvDlaDlaOperation
{
public:
   NvDlaDlaOperation() noexcept;

public:
   struct dla_common_op_desc op_dep;
   union dla_operation_container op_desc;
   union dla_surface_container op_surf;
};
```

#### Support A New IR - Operation Type

Op type value of all the NVDLA execution units kmd/firmware/include/dla interface.h:34

```
34
      * @ingroup Processors
      * @name DLA Processors
      * Processor modules in DLA engine. Each processor has it's
37
      * own operation a.k.a. HW layer. Network is formed using
      * graph of these operations
      * @{
41
42
     #define DLA OP_BDMA
                                     0
     #define DLA OP CONV
43
44
     #define DLA OP SDP
    #define DLA OP PDP
45
    #define DLA OP CDP
46
    #define DLA OP RUBIK
47
     /** @} */
```

A closer look at the Add *visit()* method (part 1/3)

Setup common op descriptor

```
void CodeEmitVisitor::visit(const Add& pOp)
      // Get tensor attributes.
 3
       const Tensor& first = *(p0p.getInput(0));
 4
       const Tensor& second = *(pOp.getInput(1));
       const Tensor& output = *(pOp.getOutput(0));
 6
 8
       // Configure hardware block
 9
10
       NvDlaDlaOperation* operation = new NvDlaDlaOperation();
11
12
      // Set hardware block type.
       operation->op dep.op type = DLA OP SDP;
13
14
```

A closer look at the Add *visit()* method (part 2/3)

Setup SDP op descriptor

```
struct dla sdp op desc& desc = (struct dla sdp op desc&)(operation->op desc);
15
      desc.src precision = PRECISION FP16;
16
   desc.dst precision = PRECISION FP16;
17
      // No look up table is required.
18
      desc.lut index = -1;
19
20
      // For this example, we only support batch == 1.
22
      desc.batch num = 1;
      desc.batch stride = 0;
23
```

A closer look at the Add visit() method (part 2/3)

Setup SDP op descriptor (cont'd)

```
25
      // Enable X1 block.
26
     desc.x1_op.enable = 1;
27
      // X1 operation Options: Disable (SDP OP NONE) / ALU only (SDP OP ADD) /
28
                            Multiplier only (SDP OP MUL) / ALU+MUL (SDP OP BOTH)
      //
      desc.x1_op.type = SDP_OP_ADD;
32
      // ALU type options: SUM/MIN/MAX
      desc.x1 op.alu type = SDP_ALU_OP_SUM;
34
      // Disable ReLU
      desc.x1 op.act = ACTIVATION NONE;
      // Set per_layer/per_channel/per_point mode based on the broadcasting type.
      // For this example we only support per_point mode.
40
      desc.x1 op.mode = SDP OP PER POINT;
41
      // Set the datapath precision to be fp16.
42
43
      desc.x1 op.precision = PRECISION FP16;
```

## Support A New IR - visit() Method

A closer look at the Add *visit()* method (part 3/3)

Setup SDP surface descriptor

```
45
      // Setup dataflow sources and destination
      struct dla sdp surface desc& surface = (struct dla sdp surface desc&)(operation->op surf);
49
      // Setup 1st tensor source.
      const NvDlaCubeInfo firstCubeInfo = makeCubeInfo(*this, NVDLA_CUBE_FEATURE, first);
51
      // The 1st input tensor can be read from:
      // external DRAM via the interface of MCIF: DLA MEM MC
      // SRAM via the interface of CVIF: DLA MEM CV
54
      // the output of CONV hardware block: DLA_MEM_HW
      // In this example, we only support the 1st input tensor is stored at external DRAM.
      surface.src data.type
                                = DLA MEM MC;
58
      // Setup memory allocation and DMA configuration for 1st input tensor.
      surface.src_data.address
                                 = issueDlaAddr(first, firstCubeInfo);
      surface.src_data.size
                                       = m_pMeta.getMemoryListEntrySize(first);
      surface.src_data.width = firstCubeInfo.dim_w;
      surface.src_data.height
                                       = firstCubeInfo.dim_h;
                                      = firstCubeInfo.dim c;
      surface.src data.channel
      surface.src_data.line_stride = firstCubeInfo.stride_line;
64
      surface.src_data.surf_stride = firstCubeInfo.stride_surface;
```

#### Support A New IR - visit() Method

A closer look at the Add *visit()* method (part 3/3)

Setup SDP surface descriptor (cont'd)

```
67
       // Setup 2nd tensor source.
      MemoryListEntryId memoryId;
      const NvDlaCubeInfo secondCubeInfo = makeCubeInfo(*this, getSdpXSingleCubeType(second, DLA_PRECISION), second);
      // The 2nd input tensor is stored at DRAM and accessed through the interface of MCIF.
                                         = DLA_MEM_MC:
71
       surface.x1_data.type
72
       // Setup memory allocation and DMA configuration for 2nd input tensor.
       // In addition, the 2nd tensor is constant so need be packed into a blob and becomes a part of loadable.
74
       surface.x1 data.address
                                         = issueSDPOperand(second, secondCubeInfo, memoryId);
                                         = m_pMeta.getMemoryListEntrySize(memoryId);
       surface.x1 data.size
       surface.x1_data.width
                                         = secondCubeInfo.dim w;
       surface.x1_data.height
                                         = secondCubeInfo.dim h;
78
       surface.x1_data.channel
                                         = secondCubeInfo.dim c:
       surface.x1 data.line stride = secondCubeInfo.stride line;
       surface.x1_data.surf_stride
                                         = secondCubeInfo.stride surface;
```

A closer look at the Add *visit()* method (part 3/3)

Setup SDP surface descriptor (cont'd)


```
// Setup output tensor destination.
      const NvDlaCubeInfo outputCubeInfo = makeCubeInfo(*this, NVDLA_CUBE_FEATURE, output);
84
     // The output tensor is stored at DRAM.
      surface.dst_data.type = DLA MEM MC;
      surface.dst_data.address = issueDlaAddr(output, outputCubeInfo);
      surface.dst_data.size = m_pMeta.getMemoryListEntrySize(output);
      surface.dst_data.width = outputCubeInfo.dim_w;
      surface.dst_data.height = outputCubeInfo.dim_h;
      surface.dst data.channel = outputCubeInfo.dim c;
      surface.dst_data.line_stride = outputCubeInfo.stride_line;
      surface.dst_data.surf_stride = outputCubeInfo.stride_surface;
     //-----
94
     // enlist the operation
     //-----
     issueDlaOp(operation, NULL, m pMeta.m pPrevOp);
```

Detail covered in **ONNC** tutorial lab 4



## **CPU Fallback Support**

However, not all computations are supported by NVDLA execution units, for example: *Softmax* 






#### **Extend The Loadable Data Structure**

Add new emu operation for Sofmax in emu\_interface.h

```
// emu_interface.h

#define NVDLA_EMU_OP_POWER 0
+#define NVDLA_EMU_OP_SOFTMAX 1
```

#### **Add Corresponding Code Emitting Function**





а

#### **Extend UMD Emulator**

- <path/to/sw>/umd/core/common/EMUInterface.cpp
- <path/to/sw>/umd/core/common/EMUInterfaceA.cpp
- <path/to/sw>/umd/core/common/include/priv/EMUInterface.h
- <path/to/sw>/umd/core/common/include/priv/EMUInterfaceEnums.h
- <path/to/sw>/umd/core/runtime/Emulator.cpp
- <path/to/sw>/umd/core/runtime/include/priv/Emulator.h

```
// Emulator.cpp
bool Emulator::processTask(NvU8* task_mem, std::vector<NvU8*> addressList)
  if (opType == EMUOpType::POWER) {
    executePower(power_op_desc, power_op_buffer_descs, addressList);
  } else if (opType == EMUOpType::SOFTMAX) {
    executeSoftmax(softmax op desc, softmax op buffer descs, addressList);
bool Emulator::executeSoftmax(EMUSoftmaxOpDescAccessor opDesc,
                              EMUSoftmaxBufferDescsAccessor bufDescs,
                              std::vector<NvU8*> addressList)
```



#### **Skymizer Taiwan Inc.**

**CONTACT US** 

E-mail sales@skymizer.com Tel +886 2 8797 8337

 HQ 12F-2, No.408, Ruiguang Rd., Neihu Dist., Taipei City 11492, Taiwan
 BR Center of Innovative Incubator, National Tsing Hua University, Hsinchu Taiwan





https://skymizer.com