EE168 Lab 4 Tutorial Continued


Quillan Hong 861 210 810 NetID- qhong004 ENGR- qhong

Introduction


Images

```
| Particle programmer | Description | Descri
```


Sim result of Counter




Result of gate level for 4bit Full adder




Final layout for 4-bit adder (Fig 49)




Final layout for GCD (Fig 51)




Timing Report




Area Report




Power Report



Reference Report



Resource Report



Primetime Power Report

Conclusion

I did not encounter any problems