

Lab 6 Report

Procedure

This lab prompts us to design a competitive game using newly learned audio output, vga output and self-learning inputs keyboard, joystick, etc. Our original idea was to design a disk game that shoots the disk with different angles and allows the disk to bounce back from the upper and lower wall based on the angle of incidents. However, after assessing the workload, we realized that updating the location of the disk for that game logic requires too complex algorithms that might take more time than this lab. In this case, we decided to implement the easy version first, that the disk only goes diagonally but can still bounce back.

We divided the project into three tasks: 1. Create the game logic that is able to update the location of the disk, the locations of the players, and determine the winner and the scores of each player; 2. Use the output from the game logic to draw the game on VGA; 3. Change the user input to come from the keyboard.

Task 1: Task 1 is to set up the gamefield and the game logic. Considering the content of the game, we need one disk and two players. For the disk, we used module disk as the datapath, and module catch is the control. They together would be able to control the disk's movement and update its location on the screen. For the players, the module player can simply update the location of the player based on user input. Lastly, we want to put the players and the disk into the game field, the module game, count players' score and determine who wins. We also implemented the score to display the score of players on HEX 2 and HEX0, and display the winner on HEX5 and HEX4.




Fig. 1. Top block diagram Task 1

Task 2: Task2 is to write the color control for VGA to draw the players, the disk in white and the background to black and wire it correctly with VGA_framebuffer (given by professor from previous labs). Below is the top block diagram of Task 2.




Fig. 2. Top block diagram Task 2

Task 3: Task 3 is to wire up with the N8 controller. We use the provided drivers on Canvas and make the N8 controller as our input device. Below is the top block diagram of Task 3.




Fig. 3. Top block diagram Task 2

Results

Task 1:

We first chose to implement the module that represents a disk and updates the disk's location, which produced the following waveform below as in Fig.



Fig. 4 disk_testbench simulation

We tested the cross boundary conditions for all combinations of dx, dy, and whether they update the coordinate loc_x, loc_y correctly based on the given input speed v, whether reset signal resets loc_x and loc_y correctly, and whether DiskInField is correct.

The expected output for loc_x and loc_y should have the position as the middle of the screen in the first cycle after reset, then in the first 6 cycles, we should observe loc_x and loc_y decrement. Then it is reset to the middle of the screen, in the next 6 cycles, loc_x decrement and loc_y increment. It is again set to the middle of the screen, loc_x increment and loc_y decrement. Then it's again set to the middle of the screen, loc_x and loc_y increment. In this procedure, each increment or decrement is by 60, and loc_x should stop changing after below 0 or exceeding 634, loc_y should stop changing after below 0 or exceeding 472. Then in the normal operation test, loc_x and loc_y both decrement for 3 cycles, loc_x decrement and loc_y increment for 3 cycles, loc_x increment and loc_y decrement for 3 cycles, and loc_x and loc_y increment for 3 cycles, with each increment or decrement by 8.

The expected output for DiskInField is that when loc_x is negative or larger than 634, it is false (in the same cycle).

From the simulation result in the fig. We can see that the disk's x, y coordinates and the status of DiskInField can be updated correctly. We can say this module has expected functionality.

Then we implemented the module that represents a player and updates the player's location. It produced the following waveform as in Fig.




Fig. 5 `player_testbench` simulation

We tested the cross boundary circumstances of the player, whether it moves to the correct direction given the different up/down instruction, whether it updates location correctly with different speed, and whether it's correctly reset. We expect to see the position originally start at the middle of the screen after reset, and gradually decrease until it reaches the upper boundary and stay at 36, then it should increment until reaching the lower boundary and then stay at 396. Then, when up/down are both true or both false, the position doesn't change. Then, the speed is changed to 8, it will be reset to the middle of the screen, and then it should stay still for 3 cycles, increment by 8 for 3 cycles, decrement by 8 for 3 cycles, and stay still for another 3 cycles.

From the waveform in Fig. we can see that the position's update matches with what we have expected. Therefore, this module is working properly.

After having the disk and the player, we need a logic that determines the direction of the disk's movement. Therefore, based on the players' positions and the disk's position, we wrote the module `catch` to give the disk's movement instruction. This module produced the waveform as below in Fig.




Fig. 6 `catch_testbench` simulation

We tested the reset function, restart function, crossing boundary situations, caught by player1, caught by player2, and hitting the upper/lower boundaries. We expect to see reset set `dx` to 0, `dy` to 1, restart reverses `dx`, `dy` (first 4 cycles). When `disk_x` is out of the left/right boundary, direction doesn't change. When it is caught by player1, it sets `dx` to 1, and sets `dy` based on if it's in the upper half of the player or lower half of the player. When it is caught by player2, it sets `dx` to 0, and sets `dy` based on if it's in the upper or lower half of the player as well. Last, we should see that when `disk_y` is out of the upper/lower boundary, `dy` will be reversed. From the

simulation in Fig. we see that the waveform it produced matches our expectation. This module is working properly in this case.

We also used userInput (from the previous lab) to process DiskInField to get OutOfBound, Since DiskInField can be false for more than 1 cycle. It produced the following waveform.




Fig. 7 userInput_testbench simulation

We basically expect the module to be able to process a long pulse in the input to a short pulse that is only true for 1 cycle. And from the simulation, we can see that it matches our expectation.

Then we set up the whole game using two players, one disk and the catch logic in the module game. This module also updates players' scores and the winner, which produced the waveform as below in Fig.




Fig. 8 game_testbench simulation

From previous simulations of disk, player, catch, we see that the location can be updated correctly, thus, we just want to check after one reset, if the game is able to correctly assign points to players, whether it is able to restart by itself before either player gaining certain points, and whether it is able to determine the winner after one player gained certain amount of points. Let the players stand still (no user control). We expect to see player 2 first gains 1 point, then player 1 gains 1 point (since the pitching machine takes turns for each player), player 2 takes another point and becomes the winner (we used full score of 2 for the simulation purpose). From the simulation, we can see that it outputs correctly and thus, this module works correctly.

After getting the player score and winner status, we are able to write the combinational logic to display these results on HEX. We wrote the scoreBoard module for this purpose. It produced the waveform below in Fig.




Fig. 9 scoreBoard_testbench simulation

We tested the default display, HEX2 and HEX0's display for p1_score and p2_score for each score (0-7), and HEX5 and HEX4's display for winner. We expect to see by default, HEX5, HEX4, is off, HEX2, and HEX0 display the 7-segment value of 0. Then when p1_score and p2_score are updated from 0 to 7, HEX2 and HEX0 produce the corresponding 7-segment value at the same cycle. Lastly, when the value of the winner is larger than 0, HEX5 should display the 7-segment value of "P," and HEX4 should display the 7-segment value of 1, or 2 depending on the winner being 1 or 2. From the waveform in Fig. we see that the output matches our expectation. Thus, we can conclude that this module has our needed functionality.

In task 1, the basic game logic is set up to be output onto VGA. Below is the synthesis report of Task 1.

Analysis & Synthesis Resource Utilization by Entity							
<<Filter>>							
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins
1	▼ game	267 (13)	45 (8)	0	0	56	0
1	catch:interaction	106 (106)	3 (3)	0	0	0	0
2	disk:thedisk	49 (49)	15 (15)	0	0	0	0
3	player:player1	49 (49)	9 (9)	0	0	0	0
4	player:player2	49 (49)	9 (9)	0	0	0	0
5	userInputtoob	1 (1)	1 (1)	0	0	0	0

Fig. 10 Resource Utilization Report of Task1

Task 2:

There are really not many things in this task. We just added the color_control module to change the color to white for the VGA display for the ball and the player, and turned the color to black for the background. It produces the following waveform.




Fig. 11 color_control_testbench simulation

We simply tested if the VGA_R, VGA_G, VGA_B will turn to 8'b1 when it is in the defined region of the player or the disk, and be 8'b0 for the rest. From the simulation, we see that it produces the needed result. We didn't have a new top module yet. We will have the new synthesis report in Task 3.

Task 3:

The only thing needed for this task is to wire the N8 in the top module as the user input. Since it is the given code, and only modification is the top module. There is no simulation for this task. Below is the synthesis report for this task.

<<Filter>>						
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins
1	▼ DE1_SoC	76 (0)	56 (0)	0	0	99
1	VGA_framebuffer:vga	40 (40)	21 (21)	0	0	0
2	n8_driver:driver	36 (36)	35 (35)	0	0	0

Fig. 12 Resource Utilization Report of Task3

Conclusion:

In this lab we practiced using VGA and N8 for the user input and output. Though minor improvements could have been done such as adding a delay before the score display, since we are using a fast clock. But overall, everything worked as expected.

APPENDIX

I. Task1:

A. disk.sv

```
1 // Cynthia Li, Simon Chen
2 // EE 371 LAB 6
3
4 // This module has a parameter SIZE to specify the disk size, it takes a
5 // reset signal, movement direction instruction dx for horizontal movement,
6 // dy for vertical movement, a 5-bit value that specifies the speed of
7 // movement, and output the 10-bit y coordinate and 11-bit x coordinate of
8 // the disk's current position. It simply simulate a disk and updates the
9 // location.
10 module disk #(parameter SIZE = 16) (clk, reset, v, dx, dy, DiskInField, loc_x, loc_y);
11     input logic clk, reset;
12     // 0 for left in dx, up in dy
13     // 1 for right in dx, down in dy
14     input logic dx, dy;
15     // v is the speed the disk travels
16     input logic signed [6:0] v;
17     output logic DiskInField;
18     // loc_x, loc_y is the coordinate of disk on VGA
19     // loc_x is the left bound of the disk
20     // loc_y is the upper bound of the disk
21     // we need them as signed values because of the outOfBound situation
22     output logic signed [10:0] loc_x;
23     output logic signed [9:0] loc_y;
24
25     localparam width = 640;
26     localparam height = 480;
27
28     // the following ff block update the position of the disk
29     always_ff @(posedge clk) begin
30         if (reset) begin // reset to initial position
31             loc_x <= width / 2 - SIZE / 2;
32             loc_y <= height / 2 - SIZE / 2;
33         end else begin
34             // the following updates x coordinate
35             if (loc_x >= 0 - v && loc_x + SIZE <= width + v) begin // in the screen
36                 if (dx) loc_x <= loc_x + v; // move to the right
37                 else loc_x <= loc_x - v; // move to the left
38             end else loc_x <= loc_x;
39
40             // the following updates y coordinate
41             if (loc_y >= 0 - v && loc_y + SIZE <= height + v) begin // in the screen
42                 if (dy) loc_y <= loc_y + v; // move down
43                 else loc_y <= loc_y - v; // move up
44             end else loc_y <= loc_y;
45         end
46     end
47
48     assign DiskInField = ((loc_x >= 0) && (loc_x <= width-SIZE));
49 endmodule
```

```

50 module disk_testbench ();
51     logic clk, reset;
52     logic dx, dy;
53     logic signed [6:0] v;
54     logic DiskInField;
55     logic signed [10:0] loc_x;
56     logic signed [9:0] loc_y;
57
58     parameter CLK_Period = 100;
59     initial begin
60         clk <= 1'b0;
61         forever #(CLK_Period/2) clk <= ~clk;
62     end
63
64     disk #(16) dut (.*);
65
66     integer i;
67     initial begin
68         // cross bounds conditions
69
70         reset <= 1;                                     @(posedge clk);
71         reset <= 0; v <= 60;                             repeat(6) @(posedge clk); // upper left
72         {dx, dy} <= 2'b00;                                 @(posedge clk);
73         reset <= 1;                                     @(posedge clk);
74         reset <= 0; v <= 60;                             repeat(6) @(posedge clk); // lower left
75         {dx, dy} <= 2'b01;                                 @(posedge clk);
76         reset <= 1;                                     @(posedge clk);
77         reset <= 0; v <= 60;                             repeat(8) @(posedge clk); // upper right
78         {dx, dy} <= 2'b10;                                 @(posedge clk);
79         reset <= 1;                                     @(posedge clk);
80         reset <= 0; v <= 60;                             repeat(8) @(posedge clk); // lower right
81         {dx, dy} <= 2'b11;                                 @(posedge clk);
82
83         // normal updates
84         reset <= 1;                                     @(posedge clk);
85         reset <= 0; v <= 8;                             @(posedge clk);
86         for (i = 0; i < 5; i++) begin                    repeat(3) @(posedge clk);
87             {dx, dy} <= i;
88         end
89         $stop;
90     end
91 endmodule
92
93

```

B. player.sv

```

1 // Cynthia Li, Simon Chen
2 // EE 371, LAB 6
3
4 // This module has two parameters player_w as player width and player_h as player height, it takes a reset signal
5 // the movement instruction up and down, a 5-bit value representing the speed, and output a 9 bit value
6 // representing the y coordinate of the player. It's role is to simulate one player and update its position
7 // in terms of height.
8 module player #(parameter player_w = 24, player_h = 48) (clk, reset, up, down, v, position);
9     input logic clk, reset;
10    // up/down: to track the movement of the player
11    // need both as it can stay still
12    input logic up, down;
13    // v: the speed of the player's movement
14    input logic signed [6:0] v;
15    // the y coordinate of the top edge of the player
16    output logic signed [9:0] position;
17
18    // the vga screen height
19    localparam height = 480;
20
21    // the following ff block update the y position of one player
22    always_ff @(posedge clk) begin
23        if (reset) begin // reset to initial position
24            position <= height / 2 - player_h / 2;
25        end else begin
26            if (up && ~down) begin
27                // not attempt to pass the upper screen boundary
28                if ((position - v) < 0) begin
29                    position <= position;
30                end else begin
31                    position <= position - v;
32                end
33            end else if (~up && down) begin
34                // not attempt to pass the lower screen boundary
35                if ((position + v) > (height - player_h)) begin
36                    position <= position;
37                end else begin
38                    position <= position + v;
39                end
40            end else begin // up and down is both true or both false
41                position <= position;
42            end
43        end
44    end
45 endmodule
46

```

```

47 module player_testbench();
48     logic clk, reset;
49     logic up, down;
50     logic signed [6:0] v;
51     logic signed [9:0] position;
52
53     parameter CLK_Period = 100;
54     initial begin
55         clk <= 1'b0;
56         forever #(CLK_Period/2) clk <= ~clk;
57     end
58
59     player #(24, 48) dut (.*);
60
61     integer i;
62     initial begin
63         reset <= 1;
64         reset <= 0; v <= 60;
65         // test cross bound operation
66         up <= 1; down <= 0;
67         up <= 0; down <= 1;
68         up <= 0; down <= 0;
69         up <= 1; down <= 1;
70         reset <= 1;
71         reset <= 0; v <= 10;
72         // test normal operation
73         for (i = 0; i < 4; i++) begin
74             {up, down} <= i;
75         end
76         $stop;
77     end
78 endmodule

```

```

@(posedge clk);
@(posedge clk);

repeat(5) @ (posedge clk);
repeat(10) @ (posedge clk);
repeat(2) @ (posedge clk);
repeat(2) @ (posedge clk);
repeat(2) @ (posedge clk);

repeat(3) @ (posedge clk);

```

C. catch.sv

```

1 // Cynthia Li, Simon Chen
2 // EE 371, Lab 6
3
4 // This module takes a parameter diskSize that specifies the disk size, player_w for player's width
5 // player_h for player's height. It takes the reset and restart signal, the 10-bit value for player1&2's
6 // position and a 11-bit value and a 10-bit value for the ball's position. It is able to analyze whether
7 // the disk hits the wall, cross the boundary or is caught by a player, and output the movement instruction
8 // for the disk.
9 module catch #(parameter diskSize = 16, player_w = 24, player_h = 48)
10 (clk, reset, restart, p1, p2, disk_x, disk_y, dx, dy);
11
12     input logic clk, reset, restart;
13     // players' player y location
14     input logic signed [9:0] p1, p2;
15     // the disk's x/y location
16     input logic signed [10:0] disk_x;
17     input logic signed [9:0] disk_y;
18     // movement direction of the disk
19     output logic dx, dy;
20
21     // parameters for the screen size
22     localparam width = 640;
23     localparam height = 480;
24     localparam wall = 20;
25
26     logic pre_dx;
27
28     always_ff @(posedge clk) begin
29         if (reset) begin // reset: same direction to start the game
30             dx <= 0;
31             dy <= 0;
32             pre_dx <= 0;
33         end else if (restart) begin // restart (within a game): let 2 players take turns
34             dx <= ~pre_dx; // let 2 players take turns
35             dy <= ~dy; // dy depends on the end motion of last move from previous inning
36             pre_dx <= ~pre_dx;
37         end else begin
38             // define the catch region as completely overlap with player
39             if (disk_x + diskSize <= player_w && disk_x >= 0 && disk_y >= p1
40                 && disk_y + diskSize <= p1 + player_h) begin // caught by player1
41                 dx <= 1; // reverse horizontal direction
42                 if (disk_y + diskSize / 2 >= p1 + player_h / 2) begin // caught in the lower half of player, go
43                     dy <= 1;
44                 end else begin // caught in the upper half of player, go up
45                     dy <= 0;
46                 end
47             end
48             end else if (disk_x >= width - player_w && disk_x + diskSize <= width && disk_y >= p2
49                 && disk_y + diskSize <= p2 + player_h) begin // caught by player2
50                 dx <= 0; // reverse horizontal direction
51                 if (disk_y + diskSize / 2 >= p2 + player_h / 2) begin // caught in the lower half of player, go down
52                     dy <= 1;
53                 end else begin // caught in the upper half of player, go up
54                     dy <= 0;
55                 end
56             end
57         end
58         if (disk_y <= wall) begin // hit upper bound
59             dy <= ~dy; // reverse direction
60         end else if (disk_y + diskSize >= height - wall) begin // hit lower bound
61             dy <= ~dy; // reverse direction
62         end
63     end
64 end
65 endmodule
66
67 module catch_testbench();
68     logic clk, reset, restart;
69     logic signed [9:0] p1, p2;
70     logic signed [10:0] disk_x;
71     logic signed [9:0] disk_y;
72     logic dx, dy;
73
74     parameter CLOCK_PERIOD = 100;
75     initial begin
76         clk <= 0;
77         forever #(CLOCK_PERIOD/2) clk <= ~clk;
78     end
79
80     catch dut (.*);
81
82     initial begin
83         reset <= 1; // reset function
84         reset <= 0;
85         restart <= 1; // restart function
86         restart <= 0;
87         disk_x <= -2; repeat(2) @(posedge clk); // out of bound on the left
88         disk_x <= 630; repeat(2) @(posedge clk); // out of bound on the right
89
90

```

```

91      disk_x <= 5; disk_y <= 55; p1 <= 50;          @(posedge clk); // caught in upper half of p1's player
92      disk_x <= 5; disk_y <= 75; p1 <= 50;          @(posedge clk); // caught in bottom half of p1's player
93      disk_x <= 620; disk_y <= 55; p2 <= 50;        @(posedge clk); // caught in upper half of p2's player
94      disk_x <= 620; disk_y <= 75; p2 <= 50;        @(posedge clk); // caught in bottom half of p2's player
95      disk_y <= -3;                                repeat(2) @(posedge clk);
96      disk_y <= 480;                                repeat(2) @(posedge clk);
97      $stop;
98  end
99  endmodule
100
101
102
103

```

D. game.sv

```

1  // Cynthia Li, Simon Chen
2  // EE 371, Lab 6
3
4  // The module game takes two parameters diskspeed and playerspeed (defaultly set to 40 for modelSim
5  // simulation, use different speed for demonstration). It takes 4 1-bit input p1_up, p1_down, p2_up
6  // p2_down as movement direction instruction for each player's player. It outputs the status of whether
7  // the disk is still in the game field, the 11-bit x location of the disk, the 10-bit y location of the
8  // disk and the two players, and two 3-bit value as score for player 1 and 2, and a 2-bit value representing
9  // the winner.
10 module game #(parameter diskspeed = 24, playerspeed = 10, width = 4) (clk, reset, p1_up, p1_down, p2_up, p2_down,
11     p1, p2, DiskInField, disk_x, disk_y, p1_score, p2_score, winner);
12
13     input logic clk, reset;
14     // the following is the user input to control player1/2's player's movement
15     input logic p1_up, p1_down, p2_up, p2_down;
16
17     // diskInField: status of whether the disk is in the visible scale of screen
18     output logic DiskInField;
19     // disk's x, y coordinates
20     output logic signed [10:0] disk_x;
21     output logic signed [9:0] disk_y;
22     // players' players y coordinates
23     output logic signed [9:0] p1, p2;
24     // p1_score, p2_score and winner updates current score for each player,
25     // whether the game has a winner yet, and who the winner is.
26     output logic [2:0] p1_score;
27     output logic [2:0] p2_score;
28     output logic [1:0] winner;
29
30     // the following are some local logic to store outputs of instantiations
31     logic dx, dy;
32     logic OutOfBound;
33     logic restart;
34     logic collide;
35
36
37     // the following sets the initial p1_score/p2_score/winner for each inning,
38     // and starts the counter
39     always_ff @(posedge clk) begin
40         if (reset) begin // reset the score and winner
41             p1_score <= 0;
42             p2_score <= 0;
43             winner <= 0;
44         end else if (winner > 0) begin // the game is finished, score and winner remain unchanged
45             p1_score <= p1_score;
46             p2_score <= p2_score;
47             winner <= winner;

```

```

48     end else if (OutOfBound) begin          // unfinished game, someone gains a point
49     // the following updates player 1 & 2's score when the game is not finished
50
51     // use full score 2 for simulation
52     if (dx && p1_score < 2 && p2_score < 2) begin          // disk cross right bound --> p2 misses the disk
53     // use full score 7 for demonstration
54     //if (dx && p1_score < 7 && p2_score < 7) begin          // disk cross right bound --> p2 misses the disk
55
56         p1_score <= p1_score + 1;
57
58         // for simulation
59         if (p1_score == 1) begin
60             // if (p1_score == 6) begin
61
62             winner <= 2'b01;
63         end
64     end
65
66     else if (~dx && p1_score < 2 && p2_score < 2) begin // disk cross left bound --> p1 misses the disk
67     // else if (~dx && p1_score < 7 && p2_score < 7) begin // disk cross left bound --> p1 misses the disk
68
69         p2_score <= p2_score + 1;
70
71         if (p2_score == 1) begin
72             // if (p2_score == 6) begin
73
74             winner <= 2'b10;
75         end
76     end
77
78     restart <= 1;
79
80     end else begin // no one missed
81     if (restart) begin // keep restart only true for one cycle
82         restart <= 0;
83     end
84     p1_score <= p1_score;
85     p2_score <= p2_score;
86     winner <= winner;
87 end
88
89 end
90
91 userInput oob (.clk, .press(~DiskInField), .out(OutOfBound));
92 // the following instantiates the disk
93 disk thedisk (.clk, .reset(reset || restart || (winner > 0)), .v(diskspeed),
94             .dx, .dy, .DiskInField, .loc_x(disk_x), .loc_y(disk_y));
95 // the following instantiates player1's player
96 player player1 (.clk, .reset, .up(p1_up), .down(p1_down), .v(playerspeed), .position(p1));
97 // the following instantiates player2's player
98 player player2 (.clk, .reset, .up(p2_up), .down(p2_down), .v(playerspeed), .position(p2));
99 // the following instantiates the hit module to define the disk/player/wall interaction
100 catch interaction (.clk, .reset(reset || (winner > 0)), .restart,
101                 .p1, .p2, .disk_x, .disk_y, .dx, .dy);
102
103 endmodule
104
105 module game_testbench();
106     logic clk, reset;
107     logic p1_up, p1_down, p2_up, p2_down;
108     logic DiskInField;
109     logic signed [10:0] disk_x;
110     logic signed [9:0] disk_y;
111     logic signed [9:0] p1, p2;
112     logic [2:0] p1_score;
113     logic [2:0] p2_score;
114     logic [1:0] winner;
115
116     parameter CLOCK_PERIOD = 100;
117     initial begin
118         clk <= 0;
119         forever #(CLOCK_PERIOD/2) clk <= ~clk;
120     end
121
122     game dut (.*);
123
124     initial begin
125         reset <= 1;
126         reset <= 0;
127         p1_up <= 0; p1_down <= 0; p2_up <= 0; p2_down <= 0;
128         $stop;
129     end
130 end
131 endmodule
132

```

E. userInput.sv

```

1 // Cynthia Li, Simon Chen
2 // EE 371 LAB6
3
4 // Module userInput takes a input press that indicates the status
5 // of a KEY, and should process it so that every press is true for
6 // only one cycle and otherwise stays false. It will output this
7 // processed KEY status to out.
8 module userInput (clk, press, out);
9     input logic clk, press;
10    // press: true when the KEY is pressed
11    output logic out;
12
13    enum {on, off} ps, ns;
14
15    // the next state and output logic
16    always_comb
17    case(ps)
18    on: if (press) begin // key continuously being pressed
19        ns = on; // & out has been true for 1 cycle
20        out = 0;
21    end
22    else begin // key is released
23        ns = off;
24        out = 0;
25    end
26    off: if (press) begin // key is pressed (the action)
27        ns = on; // make out true for one cycle
28        out = 1;
29    end
30    else begin // key is not pressed
31        ns = off;
32        out = 0;
33    end
34    default: begin
35        ns = off;
36        out = 0;
37    end
38    endcase
39
40    always_ff @(posedge clk)
41        ps <= ns;
42
43 endmodule
44
45 module userInput_testbench();
46     logic clk, press;
47     logic out;
48
49     userInput dut (.clk, .press, .out);
50
51     // Set up the clock.
52     parameter CLOCK_PERIOD=100;
53     initial clk=1;
54     always begin
55         #(CLOCK_PERIOD/2);
56         clk = ~clk;
57     end
58
59     // Set up the inputs to the design. Each line is a clock cycle.
60     initial begin
61         press <= 1; repeat(3) @(posedge clk); // off state: key is pressed
62         press <= 1; repeat(3) @(posedge clk); // on state: key is pressed
63         press <= 0; repeat(3) @(posedge clk); // on state: key is released
64         press <= 0; repeat(3) @(posedge clk); // off state: key is unpressed
65         press <= 1; repeat(3) @(posedge clk); // off state: key is pressed
66         press <= 0; repeat(3) @(posedge clk); // on state: key is released
67         press <= 1; repeat(3) @(posedge clk); // off state: key is pressed
68
69         $stop; // End the simulation.
70     end
71 endmodule

```

F. scoreBoard.sv

```

1  // Cynthia Li, Simon Chen
2  // EE 371, Lab 6
3
4  // This module takes two 3-bit value as player 1 and 2's score, and a 2-bit value as
5  // the winner, it will output 4 7-bit value for the 7 segment display on HEX5, HEX4,
6  // HEX2 and HEX0. It is used as the scoreboard for the game.
7  module scoreBoard (p1_score, p2_score, winner, HEX5, HEX4, HEX2, HEX0);
8      input logic [2:0] p1_score, p2_score;
9      input logic [1:0] winner;
10     output logic [6:0] HEX5, HEX4, HEX2, HEX0;
11
12     // the following controls HEX5 and HEX4's display for winner of the two players
13     always_comb begin
14         case (winner)
15             // when there is no winner, turns off display
16             2'b00: begin
17                 HEX5 = 7'b1111111;
18                 HEX4 = 7'b1111111;
19             end
20             // when player 1 wins, display "P1"
21             2'b01: begin
22                 HEX5 = 7'b0001100; // P
23                 HEX4 = 7'b1111001; // 1
24             end
25             // when player 2 wins, display "P2"
26             2'b10: begin
27                 HEX5 = 7'b0001100; // P
28                 HEX4 = 7'b0100100; // 2
29             end
30             // default turns off display
31             default: begin
32                 HEX5 = 7'b1111111;
33                 HEX4 = 7'b1111111;
34             end
35         endcase
36     end
37
38     // the following controls HEX0 display for Player2's score
39     always_comb begin
40         case (p2_score)
41             // Light: 6543210
42             4'b0000: HEX0 = 7'b1000000; // 0
43             4'b0001: HEX0 = 7'b1111001; // 1
44             4'b0010: HEX0 = 7'b0100100; // 2
45             4'b0011: HEX0 = 7'b0110000; // 3
46             4'b0100: HEX0 = 7'b0011001; // 4
47             4'b0101: HEX0 = 7'b0010010; // 5
48             4'b0110: HEX0 = 7'b0000010; // 6
49             4'b0111: HEX0 = 7'b1111000; // 7
50             default: HEX0 = 7'b1000000;
51         endcase
52     end
53 endmodule
54
55 module scoreBoard_testbench();
56     logic [2:0] p1_score, p2_score;
57     logic [1:0] winner;
58     logic [6:0] HEX5, HEX4, HEX2, HEX0;
59
60     scoreBoard dut (.*);
61
62     integer i;
63     initial begin
64         for (i = 0; i < 8; i++) begin
65             repeat(2) #10; // test default display
66             p1_score <= i;
67             p2_score <= i;
68             #10; // test p1 increment
69             #10; // test p2 increment
70         end
71         winner <= 0;
72         repeat(2) #10; // test no winner display
73         winner <= 1;
74         repeat(2) #10; // test after winning display (p1 wins)
75         winner <= 2;
76         repeat(2) #10; // test after winning display (p2 wins)
77         $stop;
78     end
79 endmodule
80
81
82
83
84
85
86
87
88
89
90
91

```

II. Task2:

A. VGA_framebuffer.sv


```

1 // VGA driver: provides I/O timing for the VGA port.
2
3 module VGA_framebuffer(
4     input logic clk, rst,
5     output logic signed [10:0] x,
6     output logic signed [9:0] y,
7     output logic draw_en,
8     output logic frame_start, // Pulse is fired at the start of a frame.
9
10    // Outputs to the VGA port.
11    output logic VGA_CLK, VGA_HS, VGA_VS, VGA_SYNC_N
12);
13
14 /*
15  *
16  * HCOUNT 1599 0          1279          1599 0
17  * _____| Video | _____| Video
18  *
19  *
20  * |SYNC| BP |<-- HACTIVE -->|FP|SYNC| BP |<-- HACTIVE
21  *
22  * |_____| VGA_HS |_____|
23  *
24  */
25
26 // Constants for VGA timing.
27 localparam HPX = 11'd640*2, HFP = 11'd16*2, HSP = 11'd96*2, HBP = 11'd48*2;
28 localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, VBP = 10'd31;
29 localparam HTOTAL = HPX + HFP + HSP + HBP; // 800*2=1600
30 localparam VTOTAL = VLN + VFP + VSP + VBP; // 524
31
32 // Horizontal counter.
33 logic [10:0] h_count;
34 logic end_of_line;
35
36 assign end_of_line = h_count == HTOTAL - 1;
37
38 always_ff @(posedge clk)
39     if (rst) h_count <= 0;
40     else if (end_of_line) h_count <= 0;
41     else h_count <= h_count + 11'd1;
42
43 // Vertical counter & buffer swapping.
44 logic [9:0] v_count;
45 logic end_of_field;
46 logic front_odd; // whether odd address is the front buffer.
47
48 assign end_of_field = v_count == VTOTAL - 1;
49 assign frame_start = !h_count && !v_count;
50
51 always_ff @(posedge clk)
52     if (rst) begin
53         v_count <= 0;
54         front_odd <= 0;
55     end else if (end_of_line)
56         if (end_of_field) begin
57             v_count <= 0;
58             front_odd <= !front_odd;
59         end else
60             v_count <= v_count + 10'd1;
61
62 // Sync signals.
63 assign VGA_CLK = h_count[0]; // 25 MHz clock: pixel latched on rising edge.
64 assign VGA_HS = !(h_count - (HPX + HFP) < HSP);
65 assign VGA_VS = !(v_count - (VLN + VFP) < VSP);
66 assign VGA_SYNC_N = 1; // Unused by VGA
67
68 assign x = h_count - HSP - HBP; // the x-pixel coordinate in the active area
69 assign y = v_count - VSP - VBP; // the y-pixel coordinate in the active area
70 assign draw_en = (h_count >= (HSP+HBP) && h_count < (HSP+HBP+HPX)
71     && v_count >= (VSP+VBP) && v_count < (VSP+VBP+VLN));
72
73 endmodule
74
75

```

B. color_control.sv

```

1 // Cynthia Li, Simon Chen
2 // EE 371 Lab 6
3
4 // This module takes a parameter diskSize that specifies the disk size, player_w for player's width
5 // player_h for player's height. When draw_en is asserted, it is able to output white color to VGA_R,
6 // VGA_G, VGA_B in the region of players and balls (11/10-bit location value as p1, p2, disk_x, disk_y),
7 // and black color for the rest.
8 module color_control #(DiskSize = 12, player_w = 32, player_h = 48) (clk, draw_en, DiskInField, x, y,
9     p1, p2, disk_x, disk_y, VGA_R, VGA_G, VGA_B, VGA_BLANK_N);
10
11 // define input and output logic
12 input logic clk, draw_en, DiskInField;
13 input logic signed [9:0] p1, p2;
14 input logic signed [9:0] y, disk_y;
15 input logic signed [10:0] x, disk_x;
16 output logic [7:0] VGA_R, VGA_G, VGA_B;
17 output logic VGA_BLANK_N;
18
19 // horizontal visible screen size.
20 localparam HPX = 640;
21
22 always_ff @(posedge clk) begin
23     // when we can draw
24     if (draw_en) begin
25         VGA_BLANK_N <= 1;
26         // player1's white shape
27         if (x < player_w && y > p1 && y < p1 + player_h) begin
28             {VGA_R, VGA_G, VGA_B} <= ~24'b0;
29         // player2's white shape
30         end else if (x > HPX - player_w && y > p2 && y < p2 + player_h) begin
31             {VGA_R, VGA_G, VGA_B} <= ~24'b0;
32         // the disk's white shape
33         end else if (DiskInField && x > disk_x && x < disk_x + DiskSize && y > disk_y && y < disk_y + DiskSize) begin
34             {VGA_R, VGA_G, VGA_B} <= ~24'b0;
35         // the background
36         end else begin
37             {VGA_R, VGA_G, VGA_B} <= 24'b0;
38         end
39     end else begin
40         VGA_BLANK_N <= 0;
41     end
42 end
43 endmodule
44
45 module color_control_testbench();
46     logic clk, draw_en, DiskInField;
47     logic signed [9:0] p1, p2;
48     logic signed [9:0] y, disk_y;
49     logic signed [10:0] x, disk_x;
50     logic [7:0] VGA_R, VGA_G, VGA_B;
51     logic VGA_BLANK_N;
52
53     parameter CLOCK_PERIOD = 100;
54     initial begin
55         clk <= 0;
56         forever #(CLOCK_PERIOD/2) clk <= ~clk;
57     end
58
59     color_control dut (.*);
60
61     integer i;
62     initial begin
63         draw_en <= 1; DiskInField <= 1;
64         p1 <= 100; p2 <= 100; x <= 10; y <= 120;
65         p1 <= 100; p2 <= 100; x <= 620; y <= 120;
66         p1 <= 0; p2 <= 0; disk_x <= 600; disk_y <= 100; x <= 610; y <= 110;
67         disk_x <= 630; disk_y <= 100;
68         $stop;
69     end
70 endmodule

```

III. Task3

A. DE1_SoC.sv

```

1 // Cynthia Li, Simon Chen
2 // EE 371 Lab 6
3
4 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
5     VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS, N8_PULSE, N8_LATCH, N8_DATA_IN);
6
7     // standard FPGA board I/O
8     output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
9     output logic [9:0] LEDR;
10    input logic [3:0] KEY;
11    input logic [9:0] SW;
12
13    // CLOCK_50 for VGA and CLOCK_27 for game logic
14    input CLOCK_50;
15    output [7:0] VGA_R;
16    output [7:0] VGA_G;
17    output [7:0] VGA_B;
18    output VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS;
19
20    // N8 driver
21    input logic N8_DATA_IN;
22    output logic N8_LATCH;
23    output logic N8_PULSE;
24
25    n8_driver driver(
26        .clk(CLOCK_50),
27        .data_in(N8_DATA_IN),
28        .latch(N8_LATCH),
29        .pulse(N8_PULSE),
30        .up(up),
31        .down(down),
32        .left(left),
33        .right(right),
34        .select(LEDR[9]),
35        .start(LEDR[8]),
36        .a(a),
37        .b(b)
38    );
39
40    wire up;
41    wire down;
42    wire left;
43    wire right;
44    wire a;
45    wire b;
46
47    // Generate slower clks off of CLOCK_50, whichClock picks rate.
48
49
50    // Generate slower clks off of CLOCK_50, whichClock picks rate.
51    logic reset;
52    logic [31:0] div_clk;
53
54    assign reset = ~KEY[0];
55    parameter whichClock = 25; // 0.75 Hz clock
56    clock_divider cdiv (.clock(CLOCK_50),
57        .reset(reset),
58        .divided_clocks(div_clk));
59
60    // the following defines the local variables used for wiring
61    // Location of pixel to draw
62    logic signed [10:0] x;
63    logic signed [9:0] y;
64    // Bats locations
65    logic signed [9:0] p1;
66    logic signed [9:0] p2;
67    // disk location
68    logic signed [10:0] disk_x;
69    logic signed [9:0] disk_y;
70    // Scores and winner
71    logic [2:0] p1_score;
72    logic [2:0] p2_score;
73    logic [1:0] winner; // 0 = none, 1 = P1, 2 = P2
74
75    logic draw_en, DiskInField, frame_start;
76
77    // The following instantiates the VGA_framebuffer
78    VGA_framebuffer vga (.clk(CLOCK_50), .rst(reset), .x, .y, .draw_en, .frame_start, .VGA_CLK, .VGA_HS, .VGA_VS, .VGA_SYNC_N);
79
80    // the following instantiates the color_control module to control the VGA drawing color
81    color_control color (.clk(CLOCK_50), .draw_en, .DiskInField, .x, .y, .p1, .p2, .disk_x, .disk_y, .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N);
82
83    // the following instantiates the game module to setup the game field
84    game logic (.clk(CLOCK_27), .reset(reset), .p1_up(up), .p1_down(down), .p2_up(a), .p2_down(b),
85        .p1, .p2, .DiskInField, .disk_x, .disk_y, .p1_score, .p2_score, .winner);
86
87    // the following instantiates the scoreboard module to update the scores for players and display the winner
88    scoreboard score (.p1_score, .p2_score, .winner, .HEX5, .HEX4, .HEX2, .HEX0);
89 endmodule

```