Lab 6 Report

Procedure

This lab prompts us to design a competitive game using newly learned audio output, vga output and self-learning inputs keyboard, joystick, etc. Our original idea was to design a disk game that shoots the disk with different angles and allows the disk to bounce back from the upper and lower wall based on the angle of incidents. However, after assessing the workload, we realized that updating the location of the disk for that game logic requires too complex algorithms that might take more time than this lab. In this case, we decided to implement the easy version first, that the disk only goes diagonally but can still bounce back.

We divided the project into three tasks: 1. Create the game logic that is able to update the location of the disk, the locations of the players, and determine the winner and the scores of each player; 2. Use the output from the game logic to draw the game on VGA; 3. Change the user input to come from the keyboard.

Task 1: Task 1 is to set up the gamefield and the game logic. Considering the content of the game, we need one disk and two players. For the disk, we used module disk as the datapath, and module catch is the control. They together would be able to control the disk's movement and update its location on the screen. For the players, the module player can simply update the location of the player based on user input. Lastly, we want to put the players and the disk into the game field, the module game, count players' score and determine who wins. We also implemented the score to display the score of players on HEX 2 and HEX0, and display the winner on HEX5 and HEX4.




Fig. 1. Top block diagram Task 1

Task 2: Task2 is to write the color control for VGA to draw the players, the disk in white and the background to black and wire it correctly with VGA_framebuffer (given by professor from previous labs). Below is the top block diagram of Task 2.




Fig. 2. Top block diagram Task 2

Task 3: Task 3 is to wire up with the N8 controller. We use the provided drivers on Canvas and make the N8 controller as our input device. Below is the top block diagram of Task 3.




Fig. 3. Top block diagram Task 2

Results

Task 1:

We first chose to implement the module that represents a disk and updates the disk's location, which produced the following waveform below as in Fig.




Fig. 4 disk_testbench simulation

We tested the cross boundary conditions for all combinations of dx, dy, and whether they update the coordinate loc_x, loc_y correctly based on the given input speed v, whether reset signal resets loc_x and loc_y correctly, and whether DiskInField is correct.

The expected output for loc_x and loc_y should have the position as the middle of the screen in the first cycle after reset, then in the first 6 cycles, we should observe loc_x and loc_y decrement. Then it is reset to the middle of the screen, in the next 6 cycles, loc_x decrement and loc_y increment. It is again set to the middle of the screen, loc_x increment and loc_y decrement. Then it's again set to the middle of the screen, loc_x and loc_y increment. In this procedure, each increment or decrement is by 60, and loc_x should stop changing after below 0 or exceeding 634, loc_y should stop changing after below 0 or exceeding 472. Then in the normal operation test, loc_x and loc_y both decrement for 3 cycles, loc_x decrement and loc_y increment for 3 cycles, loc_x increment and loc_y decrement for 3 cycles, and loc_x and loc_y increment for 3 cycles, with each increment or decrement by 8.

The expected output for DiskInField is that when loc_x is negative or larger than 634, it is false (in the same cycle).

From the simulation result in the fig. We can see that the disk's x, y coordinates and the status of DiskInField can be updated correctly. We can say this module has expected functionality.

Then we implemented the module that represents a player and updates the player's location. It produced the following waveform as in Fig.




Fig. 5 player testbench simulation

We tested the cross boundary circumstances of the player, whether it moves to the correct direction given the different up/down instruction, whether it updates location correctly with different speed, and whether it's correctly reset. We expect to see the position originally start at the middle of the screen after reset, and gradually decrease until it reaches the upper boundary and stay at 36, then it should increment until reaching the lower boundary and then stay at 396. Then, when up/down are both true or both false, the position doesn't change. Then, the speed is changed to 8, it will be reset to the middle of the screen, and then it should stay still for 3 cycles, increment by 8 for 3 cycles, decrement by 8 for 3 cycles, and stay still for another 3 cycles.

From the waveform in Fig. we can see that the position's update matches with what we have expected. Therefore, this module is working properly.

After having the disk and the player, we need a logic that determines the direction of the disk's movement. Therefore, based on the players' positions and the disk's position, we wrote the module catch to give the disk's movement instruction. This module produced the waveform as below in Fig.




Fig. 6 catch testbench simulation

We tested the reset function, restart function, crossing boundary situations, caught by player1, caught by player2, and hitting the upper/lower boundaries. We expect to see reset set dx to 0, dy to 1, restart reverses dx, dy (first 4 cycles). When disk_x is out of the left/right boundary, direction doesn't change. When it is caught by player1, it sets dx to 1, and sets dy based on if it's in the upper half of the player or lower half of the player. When it is caught by player2, it sets dx to 0, and sets dy based on if it's in the upper or lower half of the player as well. Last, we should see that when disk y is out of the upper/lower boundary, dy will be reversed. From the

simulation in Fig. we see that the waveform it produced matches our expectation. This module is working properly in this case.

We also used userInput (from the previous lab) to process DiskInField to get OutOfBound, Since DiskInField can be false for more than 1 cycle. It produced the following waveform.




Fig. 7 userInput testbench simulation

We basically expect the module to be able to process a long pulse in the input to a short pulse that is only true for 1 cycle. And from the simulation, we can see that it matches our expectation.

Then we set up the whole game using two players, one disk and the catch logic in the module game. This module also updates players' scores and the winner, which produced the waveform as below in Fig.



Fig. 8 game testbench simulation

From previous simulations of disk, player, catch, we see that the location can be updated correctly, thus, we just want to check after one reset, if the game is able to correctly assign points to players, whether it is able to restart by itself before either player gaining certain points, and whether it is able to determine the winner after one player gained certain amount of points. Let the players stand still (no user control). We expect to see player 2 first gains 1 point, then player 1 gains 1 point (since the pitching machine takes turns for each player), player 2 takes another point and becomes the winner (we used full score of 2 for the simulation purpose). From the simulation, we can see that it outputs correctly and thus, this module works correctly.

After getting the player score and winner status, we are able to write the combinational logic to display these results on HEX. We wrote the scoreBoard module for this purpose. It produced the waveform below in Fig.




Fig. 9 scoreBoard testbench simulation

We tested the default display, HEX2 and HEX0's display for p1_score and p2_score for each score (0-7), and HEX5 and HEX4's display for winner. We expect to see by default, HEX5, HEX4, is off, HEX2, and HEX0 display the 7-segment value of 0. Then when p1_score and p2_score are updated from 0 to 7, HEX2 and HEX0 produce the corresponding 7-segment value at the same cycle. Lastly, when the value of the winner is larger than 0, HEX5 should display the 7-segment value of "P," and HEX4 should display the 7-segment value of 1, or 2 depending on the winner being 1 or 2. From the waveform in Fig. we see that the output matches our expectation. Thus, we can conclude that this module has our needed functionality.

In task 1, the basic game logic is set up to be output onto VGA. Below is the synthesis report of Task 1.

Analysis & Synthesis Resource Utilization by Entity							
<pre><<filter>></filter></pre>							
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins
1	✓ game	267 (13)	45 (8)	0	0	56	0
1	catch:interaction	106 (106)	3 (3)	0	0	0	0
2	disk:thedisk	49 (49)	15 (15)	0	0	0	0
3	player:player1	49 (49)	9 (9)	0	0	0	0
4	player:player2	49 (49)	9 (9)	0	0	0	0
5	userInput:oob	1 (1)	1 (1)	0	0	0	0

Task 2:

There are really not many things in this task. We just added the color_control module to change the color to white for the VGA display for the ball and the player, and turned the color to black for the background. It produces the following waveform.




Fig. 11 color control testbench simulation

We simply tested if the VGA_R, VGA_G, VGA_B will turn to 8'b1 when it is in the defined region of the player or the disk, and be 8'b0 for the rest. From the simulation, we see that it produces the needed result. We didn't have a new top module yet. We will have the new synthesis report in Task 3.

Task 3:

The only thing needed for this task is to wire the N8 in the top module as the user input. Since it is the given code, and only modification is the top module. There is no simulation for this task. Below is the synthesis report for this task.




Fig. 12 Resource Utilization Report of Task3

Conclusion:

In this lab we practiced using VGA and N8 for the user input and output. Though minor improvements could have been done such as adding a delay before the score display, since we are using a fast clock. But overall, everything worked as expected.

APPENDIX

I. Task1:

A. disk.sv

```
// Cynthia Li, Simon Chen
// EE 371 LAB 6
                // This module has a parameter SIZE to specify the disk size, it takes a // reset signal, movement direction instruction dx for horizontal movement, // dy for vertical movement, a 5-bit value that specifies the speed of // movement, and output the 10-bit y coordinate and 11-bit x coordinate of // the disk's current position. It simply simulate a disk and updates the // location.
   4
   5
6
7
 10
                module disk #(parameter SIZE = 16) (clk, reset, v, dx, dy, DiskInField, loc_x, loc_y);
                        dule disk #(parameter SIZE = 16) (clk, reset, v, dx, dy, DiskInField,
  input logic clk, reset;
  // 0 for left in dx, up in dy
  // 1 for right in dx, down in dy
  input logic dx, dy;
  // v is the speed the disk travels
  input logic signed [6:0] v;
  output logic DiskInField;
  // loc_x, loc_y is the coordinate of disk on VGA
  // lox_x is the left bound of the disk
  // loc_y is the upper bound of the disk
  // we need them as signed values because of the outOfBound situation
  output logic signed [9:0] loc_x;
  output logic signed [9:0] loc_y;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                          localparam width = 640;
localparam height = 480;
                        31
 32
33
34
35
36
37
38
39
40
41
42
43
                                                                                                                                                                                                                                   // in the screen
                                           // the following updates y coordinate
if (loc_y >= 0 - v && loc_y + SIZE <= height + v) begin
  if (dy) loc_y <= loc_y + v;  // move down
  else loc_y <= loc_y - v;  // move up
end else loc_y <= loc_y;</pre>
                                                                                                                                                                                                                                   // in the screen
             白
 44
                                  end
 46
47
 48
                          assign DiskInField = ((loc_x >= 0) \& (loc_x <= width-SIZE));
```

```
50
51
52
53
54
55
56
57
58
59
60
               module disk_testbench ();
                       logic clk, reset;
logic dx, dy;
logic signed [6:0] v;
logic piskInField;
logic signed [10:0] loc_x;
logic signed [9:0] loc_y;
                      parameter CLK_Period = 100;
initial begin
  clk <= 1'b0;
  forever #(CLK_Period/2) clk <= ~clk;</pre>
         ⊟
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
77
78
79
                       disk #(16) dut (.*);
                       integer i; initial begin
          // cross bounds conditions
                              reset <= 1;

reset <= 0; v <= 60;

{dx, dy} <= 2'b00;

reset <= 1;

reset <= 0; v <= 60;

{dx, dy} <= 2'b01;

reset <= 1;

reset <= 0; v <= 60;

{dx, dy} <= 2'b10;

reset <= 1;

reset <= 0; v <= 60;

{dx, dy} <= 2'b11;
                                                                                                                                                                               @(posedge clk);
                                                                                                                                                repeat(6)
                                                                                                                                                                                                                                // upper left
                                                                                                                                                                                                                                // lower left
                                                                                                                                                repeat(6)
                                                                                                                                                                               @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
                                                                                                                                                repeat(8)
                                                                                                                                                                                                                                // upper right
                                                                                                                                                repeat(8)
                                                                                                                                                                                                                                // lower right
81
82
83
84
85
                                                                                                                                                                                                                                // normal updates
                               reset <= 1;
reset <= 0; v <= 8;
for (i = 0; i < 5; i++) begin
{dx, dy} <= i;
end
                                                                                                                                                                                @(posedge clk);
@(posedge clk);
86
87
88
                                                                                                                                                repeat(3)
                                                                                                                                                                               @(posedge clk);
89
90
                               $stop;
                       end
91
              endmodule
92
93
```

B. player.sv

C. catch.sv

```
// Cynthia Li, Simon Chen
// EE 371, Lab 6
             // This module takes a parameter diskSize that specifies the disk size, player_w for player's width // player_h for player's height. It takes the reset and restart signal, the 10-bit value for player1&2's // position and a 11-bit value and a 10-bit value for the ball's position. It is able to analyze whether // the disk hits the wall, cross the boundary or is caught by a player, and output the movement instruction // for the disk.
  6
             module catch #(parameter diskSize = 16, player_w = 24, player_h = 48)
(clk, reset, restart, p1, p2, disk_x, disk_y, dx, dy);
 10
11
12
13
14
15
16
                   input logic clk, reset, restart; 
// players' player y location 
input logic signed [9:0] pl, p2; 
// the disk's x/y location 
input logic signed [10:0] disk_x; 
input logic signed [9:0] disk_y; 
// movement direction of the disk
 18
19
20
21
22
23
24
25
26
27
28
29
                    output logic dx, dy;
                   // parameters for the screen size
localparam width = 640;
localparam height = 480;
localparam wall = 20;
                   logic pre_dx;
                   always_ff @(posedge clk) begin
if (reset) begin
  dx <= 0;
  dy <= 0;</pre>
         // reset: same direction to start the game
         ⊟
 30
31
32
33
34
35
36
37
38
39
                          dy <= 0;
pre_dx <= 0;
end else if (restart)begin
dx <= ~pre_dx;
dy <= ~dy;
pre_dx <= ~pre_dx;
end else begin</pre>
                                                                                                   // restart (within a game):let 2 players take turns
// let 2 players take turns
// dy depends on the end motion of last move from previous inning
                                 // define the catch region as completely overlap with player if (disk_x + diskSize <= player_w && disk_x >= 0 && disk_y >= p1 && disk_y + diskSize <= p1 + player_h) begin // caught by player1 dx <= 1; // reverse horizontal direction if (disk_y + diskSize / 2 >= p1 + player_h / 2) begin // caught in the lower half of player, go disk_y = 1.
 40
41
42
43
44
45
46
                                             dy <= 1;
d else begin // caught in the upper half of player, go up
                                        end
                                              dy \ll 0;
 47
                                       end
                              50
51
52
53
54
55
56
57
58
59
60
        Ė
                                           dy \ll 0;
                                      end
                               end
                              Ė
                                                                                                                                                                     // hit lower bound
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
          end
endmodule
           module catch_testbench();
                  logic clk, reset, restart;
logic signed [9:0] pl, p2;
logic signed [10:0] disk_x;
logic signed [9:0] disk_y;
logic dx, dy;
                  parameter CLOCK_PERIOD = 100;
                  initial begin
  clk <= 0;
  forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
80
81
                  catch dut (.*);
82
83
84
85
        initial begin
                                                                                                                               @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
                        reset <= 1;
reset <= 0;
                                                                                                                                                                       // reset function
                                                                                                                                                                       // restart function
86
87
                        restart <= 1;
restart <= 0;
                                                                                                      reneat(2)
                                                                                                                                                                       // out of bound on the left
// out of bound on the right
88
                        disk_x <= -2;
disk_x <= 630;
                                                                                                      repeat(2)
```

```
@(posedge clk);
91
92
93
94
                  disk_x \le 5; disk_y \le 55; p1 \le 50;
                                                                                                                       // caught in upper half of p1's player
                  disk_x \le 5; disk_y \le 75; p1 \le 50;
                                                                                                                       // caught in bottom half of p1's player
 95
96
                  disk_x \le 620; disk_y \le 55; p2 \le 50;
                                                                                                                       // caught in upper half of p2's player
97
98
                  disk_x \le 620; disk_y \le 75; p2 \le 50;
                                                                                                                       // caught in bottom half of p2's player
                  disk_y <= -3;
disk_y <= 480;
 99
                                                                         repeat(2)
repeat(2)
100
                                                                                           @(posedge clk);
101
102
103
                   $stop;
       endmodule
```

D. game.sv

```
// Cynthia Li, Simon Chen
// EE 371, Lab 6
           // The module game takes two parameters diskspeed and playerspeed (defaultly set to 40 for modelSim // simulation, use different speed for demostration). It takes 4 1-bit input pl_up, pl_down, pl_up // p2_down as movmement direction instruction for each player's player. It outputs the status of whether // the disk is still in the game field, the 11-bit x location of the disk, the 10-bit y location of the // disk and the two players, and two 3-bit value as score for player 1 and 2, and a 2-bit value representing // the winner.

Emodule game #(parameter diskspeed = 24, playerspeed = 10, width = 4) (clk, reset, pl_up, pl_down, p2_up, p2_down, p1, p2, DiskInField, disk_x, disk_y, p1_score, p2_score, winner);
11
12
                             input logic clk, reset;
// the following is the user input to control player1/2's player's movement
input logic p1_up, p1_down, p2_up, p2_down;
13
14
15
                           // diskInField: status of whether the disk is in the visible scale of screen output logic DiskInField;
// disk's x, y coordinates
output logic signed [10:0] disk_x;
output logic signed [9:0] disk_y;
// players' players y coordinates
output logic signed [9:0] pl, p2;
// pl_score, p2_score and winner updates current score for each player,
// whether the game has a winner yet, and who the winner is.
output logic [2:0] p1_score;
output logic [2:0] p2_score;
output logic [1:0] winner;
16
17
18
19
20
22
22
24
25
26
27
28
29
33
33
33
33
40
41
42
44
44
46
                           // the Tollow...
logic dx, dy;
logic OutOfBound;
logic restart;
logic collide;
                                    the following are some local logic to store outputs of instantiations
                                   the following sets the initial p1_score/p2_score/winner for each inning,
                           // the following sets the initial
// and starts the counter
always_ff @(posedge clk) begin
   if (reset) begin
    pl_score <= 0;
    pz_score <= 0;
    winner <= 0;
end else if (winner > 0) begin
   pl_score <= pl_score;
   pz_score <= pl_score;
   winner <= winner;</pre>
            // reset the score and winner
                                                                                                                                                                  // the game is finished, score and winner remain unchanged
```

```
end else if (OutOfBound) begin
// unfinished game, someone gains a point
// the following updates player 1 & 2's score when the game is not finished
  // use full score 2 for simulation
if (dx && p1_score < 2 && p2_score < 2) begin
// disk cross right bound --> p2 misses the disk
// use full score 7 for demostration
//if (dx && p1_score < 7 && p2_score < 7) begin
// disk cross right bound --> p2 misses the disk
         p1_score <= p1_score + 1;
                                // for simulation
if (p1_score == 1) begin
// if (p1_score == 6) begin
         ₽
                                winner <= 2'b01;
end
                           end
                           else if (\simdx && p1_score < 2 && p2_score < 2) begin // disk cross left bound --> p1 misses the disk // else if (\simdx && p1_score < 7 && p2_score < 7) begin // disk cross left bound --> p1 misses the disk
         p2_score <= p2_score + 1;
                                if (p2_score == 1) begin
// if (p2_score == 6) begin
         h
                                     winner \leftarrow 2'b10;
                           end
end
                           restart <= 1:
                      p1_score <= p1_score;
p2_score <= p2_score;
winner <= winner;
 88
 89
90
                end
               91
92
93
94
95
96
97
98
99
L00
       7
L01
L02
L03
L04
          endmodule
          module game_testbench();
                Jule game_testbench();
logic clk, reset;
logic pl_up, pl_down, p2_up, p2_down;
logic DiskInField;
logic signed [10:0] disk_x;
logic signed [9:0] disk_y;
logic signed [9:0] p1, p2;
logic [2:0] p1_score;
logic [2:0] p2_score;
logic [1:0] winner;
L06
L07
108
L09
L10
L11
L12
L13
L14
L15
                parameter CLOCK_PERIOD = 100;
initial begin
   clk <= 0;
forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
116
117
       L18
L19
L20
L21
L22
L23
                game dut (.*);
L24
L25
                initial begin
                                                                                                            @(posedge clk);
@(posedge clk);
                     reset <= 1;
reset <= 0;
L26
L27
                     pl_up <= 0; pl_down <= 0; p2_up <= 0; p2_down <= repeat(50)
                                                                                                            @(posedge clk);
129
                     $stop;
          endmodule
L31
L32
```

E. userInput.sv

```
2
             Cynthia Li, Simon Chen
         // EE 371 LAB6
 3
 4
         // Module userInput takes a input press that indicates the status
 5
         // of a KEY, and should process it so that every press is true for // only one cycle and otherwise stays false. It will output this
 6
 7
8
         // processed KEY status to out.
         module userInput (clk, press, out);
 9
              input logic clk, press;
              // press: true when the KEY is pressed
10
11
              output logic out;
12
13
              enum {on, off} ps, ns;
14
15
              // the next state and output logic
16
              always_comb
                   case(ps)
17
      on: if (press) begin // key continuously being pressed ns = on; // & out has been true for 1 cycle
18
      19
20
                                       out = 0;
21
22
23
                                  end
                               else begin
                                                           // key is released
      ns = off;
24
                                       out= 0;
25
26
27
28
                                  end
                                  if (press) begin // key is pressed (the action)
    ns = on; // make out true for one cycle
                        off:
      \dot{\Box}
                                            out= 1;
29
                                       end
30
      \dot{\Box}
                                  else begin
                                                                // key is not pressed
                                            ns = off:
31
32
                                            out = 0;
33
                                       end
34
      \dot{\Box}
                        default: begin
35
                                            ns = off;
36
                                            out = 0;
37
                                       end
38
                   endcase
39
              always_ff @(posedge clk)
40
41
                   ps <= ns;
42
43
         endmodule
44
45
46
47
48
       module userInput_testbench();
           logic clk, press;
           logic out;
           userInput dut (.clk, .press, .out);
50
51
52
53
54
55
56
57
58
59
60
           // Set up the clock.
           parameter_CLOCK_PERIOD=100;
           initial clk=1;
           always begin
     П
              #(CLOCK_PERIOD/2);
              clk = \sim clk;
           end
           // Set up the inputs to the design. Each line is a clock cycle.
     П
                            repeat(3) @(posedge clk); // off state: key is pressed repeat(3) @(posedge clk); // on state: key is pressed repeat(3) @(posedge clk); // on state: key is released repeat(3) @(posedge clk); // off state: key is unpressed repeat(3) @(posedge clk); // off state: key is pressed repeat(3) @(posedge clk); // on state: key is released repeat(3) @(posedge clk); // off state: key is pressed
          press <= 1;
61
62
           press <= 1;
63
           press \leq 0;
64
65
66
67
           press \leq 0;
          press <= 1;
press <= 0;
           press <= 1:
           $stop; // End the simulation.
70
71
      endmodule
```

```
// Cynthia Li, Simon Chen
            // EÉ 371, Lab 6
  3
            // This module takes two 3-bit value as player 1 and 2's score, and a 2-bit value as // the winnder, it will output 4 7-bit value for the 7 segment display on HEX5, HEX4, // HEX2 and HEX0. It is used as the scoreboard for the game.
  4
  5
           module scoreBoard (p1_score, p2_score, winner, HEX5, HEX4, HEX2, HEX0); input logic [2:0] p1_score, p2_score; input logic [1:0] winner; output logic [6:0] HEX5, HEX4, HEX2, HEX0;
  8
10
11
                   // the following controls HEX5 and HEX4's display for winner of the two players
13
14
15
16
17
                  always_comb begin
         case (winner)
         // when there is no winner, turns off display 2'b00: begin

HEX5 = 7'b1111111;

HEX4 = 7'b1111111;
         18
19
20
21
22
23
24
25
26
27
28
29
30
                                     end
                                // when player 1 wins, display "P1"
                               2'b01: begin

HEX5 = 7'b0001100; // P

HEX4 = 7'b1111001; // 1
         end
                               // when player 2 wins, display "P2"
2'b10: begin
HEX5 = 7'b0001100; // P
HEX4 = 7'b0100100; // 2
         \dot{\Box}
                                      end
                                // default turns off display
31
32
                               default: begin

HEX5 = 7'b1111111;

HEX4 = 7'b1111111;
         F
 33
 34
                               end
 35
                        endcase
 36
                  end
 37
                  // the following controls HEXO display for Player2's score
 55
56
57
58
                 always_comb begin
        case (p2_score)
                            se (p2_score)

// Light: 6543210

4'b0000: HEX0 = 7'b1000000; // 0

4'b0001: HEX0 = 7'b1111001; // 1

4'b0010: HEX0 = 7'b0100100; // 2

4'b0011: HEX0 = 7'b0110000; // 3

4'b0100: HEX0 = 7'b0011001; // 4

4'b0101: HEX0 = 7'b0010010; // 5

4'b0110: HEX0 = 7'b0010010; // 6

4'b0111: HEX0 = 7'b1111000; // 7

default: HEX0 = 7'b1000000;

dcase
 59
 61
 62
63
64
 65
 66
 67
                       endcase
                 end
 68
           endmodule
 69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
           module scoreBoard_testbench();
                 logic [2:0] p1_score, p2_score;
logic [1:0] winner;
logic [6:0] HEX5, HEX4, HEX2, HEX0;
                 scoreBoard dut (.*);
                 integer i;
initial begin
        #10; // test default display
                                                                            repeat(2)
        for (i = 0; i < 8; i++) begin
p1_score <= i;
p2_score <= i;
                                                                                                    #10; // test p1 increment
#10; // test p2 increment
                       end
                                                                            repeat(2)
repeat(2)
repeat(2)
                                                                                                   #10; // test no winner display
#10; // test after winning display (p1 wins)
#10; // test after winning display (p2 wins)
 85
                       winner \leftarrow 0;
                       winner <= 1;
winner <= 2;
 86
87
 88
                       $stop;
 90
          endmodule
 91
```

II. Task2:

A. VGA framebuffer.sv

```
// VGA driver: provides I/O timing for the VGA port.
  3
       ⊟module VGA_framebuffer(
              input logic clk, rst,
output logic signed [10:0] x,
output logic signed [9:0] y,
output logic draw_en,
output logic frame_start, /
  4
  6
                                                         // Pulse is fired at the start of a frame.
  8
10
              // Outputs to the VGA port.
11
              output logic VGA_CLK, VGA_HS, VGA_VS, VGA_SYNC_N
12
13
        );
14
15
              * HCOUNT 1599 0
16
                                                          1279
                                                                            1599 0
17
18
                                         Video
                                                                              _| Video
19
20
21
22
23
              * |SYNC| BP |<-- HACTIVE -->|FP|SYNC| BP |<-- HACTIVE
              *
                                      VGA_HS
24
25
26
27
28
              */
              // Constants for VGA timing.
              localparam HPX = 11'd640*2, HFP = 11'd16*2, HSP = 11'd96*2, HBP = 11'd48*2; localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, VBP = 10'd31; localparam HTOTAL = HPX + HFP + HSP + HBP; // 800*2=1600 localparam VTOTAL = VLN + VFP + VSP + VBP; // 524
29
30
31
 32
              // Horizontal counter.
logic [10:0] h_count;
logic end_of_line;
 33
 34
35
36
37
              assign end_of_line = h_count == HTOTAL - 1;
38
 39
              always_ff @(posedge clk)
                  if (rst) h_count <= 0;
else if (end_of_line) h_count <= 0;
else h_count <= h_count + 11'd1;
40
41
42
43
              // Vertical counter & buffer swapping.
logic [9:0] v_count;
44
45
              logic end_of_field;
logic front_odd; // whether odd address is the front buffer.
46
47
48
49
              assign end_of_field = v_count == VTOTAL - 1;
50
              assign frame_start = !h_count && !v_count;
51
52
              always_ff @(posedge clk)
53
54
55
56
57
58
59
      if (rst) begin
                       v_count <= 0;
front_odd <= 0;
                   end else if (end_of_line)
                       if (end_of_field) begin
  v_count <= 0;</pre>
      front_odd <= !front_odd;</pre>
60
                       end else
61
62
                            v_count <= v_count + 10'd1;</pre>
63
              // Sync signals.
             assign VGA_CLK = h_count[0]; // 25 MHz clock: pixel latched on rising edge. assign VGA_HS = !(h_count - (HPX + HFP) < HSP); assign VGA_VS = !(v_count - (VLN + VFP) < VSP);
64
65
66
              assign VGA_SYNC_N = 1; // Unused by VGA
67
68
             assign x = h_count - HSP - HBP; // the x-pixel coordinate in the active area
assign y = v_count - VSP - VBP; // the y-pixel coordinate in the active area
assign draw_en = (h_count >= (HSP+HBP) && h_count < (HSP+HBP+HPX)</pre>
69
70
71
72
73
      && v_count >= (VSP+VBP) && v_count < (VSP+VBP+VLN));
        endmodule
```

B. color control.sv

```
// Cynthia Li, Simon Chen
// EE 371 Lab 6
     2 3 4 5 6 7
              // define input and output logic input logic clk, draw_en, DiskInField; input logic signed [9:0] p1, p2; input logic signed [9:0] y, disk_y; input logic signed [10:0]x, disk_x; output logic [7:0] VGA_R, VGA_G, VGA_B; output logic VGA_BLANK_N;
localparam HPX = 640;

always_ff @(posedge clk) begin
    // when we can draw
    if (draw_en) begin
    VGA_BLANK_N <= 1;
    // player_l's white shape
    if (x < player_w && y > p1 && y < p1 + player_h) begin
        {VGA_R, VGA_G, VGA_B} <= ~24'b0;
    // player_l's white shape
    end else if (x > HPX - player_w && y > p2 && y < p2 + player_h) begin
        {VGA_R, VGA_G, VGA_B} <= ~24'b0;
    // the disk's white shape
    end else if (x > HPX - player_w && y > p2 && y < p2 + player_h) begin
        {VGA_R, VGA_G, VGA_B} <= ~24'b0;
    // the disk's white shape
    end else if (DiskInField && x > disk_x &&x < disk_x + DiskSize && y > disk_y && y < disk_y + DiskSize) begin
        {VGA_R, VGA_G, VGA_B} <= ~24'b0;
    // the background
    end else begin
        {VGA_R, VGA_G, VGA_B} <= 24'b0;
    end
    end else begin
    VGA_BLANK_N <= 0;
    end
end
end
end
end
end
end
end
end
                    endmodule
                   module color_control_testbench();
logic clk, draw_en, DiskInField;
logic signed [9:0] pl, p2;
logic signed [9:0] y, disk_y;
logic signed [10:0]x, disk_x;
logic [7:0] VGA_R, VGA_G, VGA_B;
44
46
47
48
49
50
51
52
53
54
55
60
61
62
63
66
67
68
                                logic VGA_BLANK_N;
                              parameter CLOCK_PERIOD = 100;
initial begin
   clk <= 0;
forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
              color_control dut (.*);
                             integer i;
initial begin
draw_en <= 1; DiskInField <= 1;
p1 <= 100; p2 <= 100; x <= 10; y <= 120;
p1 <= 100; p2 <= 100; x <= 620; y <= 120;
p1 <= 0; p2 <= 0; disk_x <= 600; disk_y <= 100; x <= 610; y <= 110;
disk_x <= 630; disk_y <= 100;</pre>
              @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
                               $stop:
                    - endmodule
```

III. Task3

A. DE1 SoC.sv

```
// Cynthia Li, Simon Chen
// EE 371 Lab 6
         Emodule DE1_SOC (HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50, VGA_R, VGA_B, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS, N8_PULSE,N8_LATCH, N8_DATA_IN);
   6
                   // standard FPGA board I/O
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
   8
// CLOCK_50 for VGA and CLOCK_27 for game logic
input CLOCK_50;
output [7:0] VGA_R;
output [7:0] VGA_G;
output [7:0] VGA_B;
output VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS;
                   // N8 driver
input logic N8_DATA_IN;
output logic N8_LATCH;
output logic N8_PULSE;
                   n8_driver driver(
    .clk(CLOCK_50),
    .data_in(N8_DATA_IN),
    .latch(N8_LATCH),
    .pulse(N8_PULSE),
    .un(up)
         .pulse(N8_PULSE),
.up(up),
.down(down),
.left(left),
.right(right),
.select(LEDR[9]),
.start(LEDR[8]),
                              .a(a),
.b(b)
                     );
                     wire up;
wire down;
wire left;
wire right;
                     wire a;
wire b;
                   // Generate slower clks off of CLOCK_50, whichClock picks rate.
47
48
49
50
51
51
52
53
55
56
66
66
66
66
67
77
77
77
81
82
83
84
88
88
88
88
                 // Generate slower clks off of CLOCK_50, whichClock picks rate.
                 logic reset;
logic [31:0] div_clk;
                // the following defines the local variables used for wiring 
// Location of pixel to draw 
logic signed [10:0] y; 
// Bats locations 
logic signed [9:0] p1; 
logic signed [9:0] p2; 
// disk location 
logic signed [9:0] disk_x; 
logic signed [10:0] disk_x; 
logic signed [10:0] disk_y; 
// Scores and winner 
logic [2:0] p1_score; 
logic [2:0] p2_score; 
logic [1:0] winner; 
// 0 = none, 1 = P1, 2 = P2
                 logic draw_en, DiskInField, frame_start;
                // The following instantiates the VGA_framebuffer VGA_framebuffer vga (.clk(CLOCK_50), .rst(reset), .x, .y, .draw_en, .frame_start, .VGA_CLK, .VGA_HS, .VGA_VS, .VGA_SYNC_N);
                // the following instantiates the color_control module to control the VGA drawing color color_color (.clk(CLOCK_), .draw_en, .DiskInField, .x, .y, .p1, .p2, .disk_x, .disk_y, .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N);
                // the following isntantiates the scoreboard module to update the scores for players and display the winner scoreBoard score (.pl_score, .p2_score, .winner, .HEX5, .HEX4, .HEX2, .HEX0); endmodule
```