

Cynthia Li, 1839952
EE 371
May 23, 2021

Lab 5 Report

Procedure

This lab is about understanding the sampling, coding and decoding of audio files using the audio coder/decoder function on the FPGA board. We use the data from the CODEC for signal processing including introducing noise and filtering out noise. There were particularly two different filters we chose to implement and test to see their effectiveness. In all, there were 3 tasks to do.

Task 1: This task is about testing the audio interface. We just follow the lab manual and test the provided starter code. From the spec, we know that CODEC will only read samples from its buffer when it is ready to both read and write. This is very important since we want to record whatever the microphone's input, so `read_data` needs to be passed to `write_data`. Below is the top module block diagram for task 1.







Fig. 1 Task 1 top module block diagram

Task 2: This task is different from task 1 in which we just need to record the audio with noise, instead we will use a filter to remove some noise. According to the spec, the filter should work by averaging the adjacent 8 samples. We develop a module called sample8_filter that takes in a 24-bit input and outputs a 24-bit value equal to the average of the 8 values near this input. Below is the top module block diagram for task 2.








Fig. 2 Task 2 top block diagram

Task 3: In this task, we want to implement a more general filter that allows us to pick any N . The step to solve this task is first to implement a shift-register-like fifo buffer, use combinational logic to connect the relationship between each variable as given by the lab specification, use a DFF to delay the output one cycle late for the accumulator, and lastly wire everything up. Below is the top block diagram for this task.




Fig. 3 Task 3 top block diagram

Result:

Task 1:

There is no code written for this part. We simply simulated the given code noise_gen to understand how the noise is generated and how it will affect the music. It produced the waveform as below in Fig. 4 and Fig 5




Fig. 4 noise_gen simulation




Fig. 5 noise_gen simulation

We simply want to see whether rst turns off noise, and let it start again, whether en starts generates noises. We expect to see some high magnitude value being generated as noise. From the simulation, we can see that the output was as expected so desired noise can be successfully produced.

Below is the flow summary of task1.

<<Filter>>	
Flow Status	Successful - Mon May 24 06:23:55 2021
Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name	task1
Top-level Entity Name	task1
Family	Cyclone V
Device	5CGXFC7C7F23C8
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	298
Total pins	76
Total virtual pins	0
Total block memory bits	12,288
Total DSP Blocks	0
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	1
Total DLLs	0

Fig. 6 Task 1 flow summary

Task 2:

For task 2, we want to implement a filter to average the value of the nearest 8 points to smooth the music. We used an array to hold the values first, then sum up the divided newest input and the values in the array, and finally output the result as a 24 bit value.




Fig. 7 sample8_filter_testbench simulation

We want to test if the filter can output the averaged value of the nearest 8 indexes when enable = 1. From the simulation, we observe that after 8 cycles (when the 8 samples have been collected) it gradually averages the samples and stabilizes at the correct answer 8. We also observe that out becomes 0 when enable is turned off, which is what we've expected. Therefore, we think this filter has correct functionality.

Lastly, we use the filter to process the noisy signal in the top module. We wire noisy_left as input, task2_left as output for the left signal, and noisy_right as input, task2_right as output for the right signal. We expect the filter to reduce the noise a bit, as shown in the demo.

Below is the flow summary of task2.

Flow Status	Successful - Mon May 24 06:24:24 2021
Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name	task1
Top-level Entity Name	task2
Family	Cyclone V
Device	5CGXFC7C7F23C8
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	640
Total pins	76
Total virtual pins	0
Total block memory bits	12,288
Total DSP Blocks	0
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	1
Total DLLs	0

Fig. 8 Task 2 flow summary

Task 3:

For this task, we want to pass the input to the fifo buffer after dividing it by N and then accumulate them to the output of the filter.




Fig. 9 delay_testbench simulation

[illegible]

The screenshot displays the Logic Analyzer interface with the following details:

- Channels:** dcd_p..., ck, enable, in, out.
- enable:** Shows a single high pulse at the beginning of the capture.
- in:** Shows a long sequence of zeros, with a few ones appearing later in the capture.
- out:** Shows a long sequence of zeros.
- dcd_p... and ck:** Show periodic square wave signals.

For FIR_filter_testbench, I am testing the case when the input is 1, 2, 3 for 1 clock cycle, then 16 for 3 clock cycle, then 24 for 3 clock cycle, and then 0 for 3 clock cycle. From the simulation waveform, we can see that when inputs are 1, 2, and 3, the expected output is just 0 since after they are divided by N and added together they are still less than 1. After 16 is inputted for 3 clock cycles, the output becomes 1, 2, 3 at each clock cycle. 16 divided by 16 is 1, they are accumulated each clock cycle so after 3 clock cycles the output should be 3. Similarly for 24 divided by 16 and added up. Lastly, 0 is inputted for the 3 clock cycle and it does not affect the output since 0 is just no value added to the accumulator. So, the above waveform matches our expected output.

Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon May 24 06:17:20 2021
Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name	task1
Top-level Entity Name	task3
Family	Cyclone V
Device	5CGXFC7C7F23C8
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	976
Total pins	76
Total virtual pins	0
Total block memory bits	12,288
Total DSP Blocks	0
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	1
Total DLLs	0

Fig. 12 Task 3 flow summary

Conclusion: After playing task 3 with different N, we found that the larger the N, the output sound should have smaller volume but have clearer sound than the filter in task 2. Our main takeaway for this lab is that we learned how to use the audio output and input on the DEI-SoC board to perform signal processing at the elementary level. We successfully implemented two different filters in task2 and task 3, but we can see their performances are not very good from the demo. Real life applications would be much more complicated. But overall, the output was as expected as the lab would desire.

APPENDIX

I. Task 1:

task1.sv

```
1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task2
3
4 // This is the top module of task2. It is able to sample an audio to read its value
5 // at each sample point and write it out (record it). By default it will write the
6 // sampled values we read in by Audio CODEC; when KEY[0] is pressed, it will generate a
7 // noise to add to the original audio and write the new data out.
8 module task1 (CLOCK_50, CLOCK2_50, FPGA_I2C_SCLK, FPGA_I2C_SDAT,
9 AUD_XCK, AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT,
10 KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
11
12 input logic CLOCK_50, CLOCK2_50;
13 input logic [3:0] KEY;
14 input logic [9:0] SW;
15 output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
16 output logic [9:0] LEDR;
17
18 // I2C Audio/Video config interface
19 output FPGA_I2C_SCLK;
20 inout FPGA_I2C_SDAT;
21 // Audio CODEC
22 output AUD_XCK;
23 input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
24 input AUD_ADCDAT;
25 output AUD_DACDAT;
26
27 // Local wires
28 logic read_ready, write_ready, read, write;
29 logic signed [23:0] readdata_left, readdata_right;
30 logic signed [23:0] writedata_left, writedata_right;
31 logic signed [23:0] task2_left, task2_right, task3_left, task3_right;
32 logic signed [23:0] noisy_left, noisy_right;
33 logic reset;
34
35 logic [23:0] noise;
36 noise_gen noise_generator (.clk(CLOCK_50), .en(read), .rst(reset), .out(noise));
37 assign noisy_left = readdata_left + noise;
38 assign noisy_right = readdata_right + noise;
39
40 always_comb begin
41     case(KEY[2:0])
42     3'b110: begin // KEY0 outputs noise
43         writedata_left = noisy_left;
44         writedata_right = noisy_right;
45     end
46     3'b101: begin // KEY1 outputs task2 filtered noise
47         writedata_left = task2_left;
48         writedata_right = task2_right;
49     end
49 end
```

```

50 3'b011: begin // KEY2 outputs task3 filtered noise
51     writedata_left = task3_left;
52     writedata_right = task3_right;
53 end
54 default: begin // default output raw data
55     writedata_left = readdata_left;
56     writedata_right = readdata_right;
57 end
58 endcase
59 end
60
61 assign reset = ~KEY[3];
62 assign {HEX0, HEX1, HEX2, HEX3, HEX4, HEX5} = '1;
63 assign LEDR = SW;
64
65 // only read or write when both are possible
66 assign read = read_ready & write_ready;
67 assign write = read_ready & write_ready;
68
69
70 ///////////////////////////////////////////////////////////////////
71 // Audio CODEC interface.
72 //
73 // The interface consists of the following wires:
74 // read_ready, write_ready - CODEC ready for read/write operation
75 // readdata_left, readdata_right - left and right channel data from the CODEC
76 // read - send data from the CODEC (both channels)
77 // writedata_left, writedata_right - left and right channel data to the CODEC
78 // write - send data to the CODEC (both channels)
79 // AUD_* - should connect to top-level entity I/O of the same name.
80 //       These signals go directly to the Audio CODEC
81 // I2C_* - should connect to top-level entity I/O of the same name.
82 //       These signals go directly to the Audio/Video Config module
83 ///////////////////////////////////////////////////////////////////
84 clock_generator my_clock_gen(
85     // inputs
86     CLOCK2_50,
87     1'b0,
88
89     // outputs
90     AUD_XCK
91 );
92
93
94 audio_and_video_config cfg(
95     // Inputs
96     CLOCK_50,
97     1'b0,
98
99     // Bidirectionals
100    FPGA_I2C_SDAT,
101    FPGA_I2C_SCLK
102 );
103
104 audio_codec codec(
105     // Inputs
106     CLOCK_50,
107     1'b0,
108
109     read, write,
110     writedata_left, writedata_right,
111
112     AUD_ADCDAT,
113
114     // Bidirectionals
115     AUD_BCLK,
116     AUD_ADCLRCK,
117     AUD_DACLCK,
118
119     // Outputs
120     read_ready, write_ready,
121     readdata_left, readdata_right,
122     AUD_DACDAT
123 );
124 endmodule
125

```

noise_gen.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task
3
4 // This module takes in a clk, a enable signal and a rst signal,
5 // it will output a 24-bit value as "noise".
6 module noise_gen (clk, en, rst, out);
7     input logic clk, en, rst;
8     output logic signed [23:0] out;
9
10    logic feedback;
11    logic [3:0] LFSR;
12    assign feedback = LFSR[3] ^ LFSR[2];
13
14    always_ff @(posedge clk) begin
15        if (rst) LFSR <= 4'b0;
16        else LFSR <= {LFSR[2:0], feedback};
17    end
18
19    always_ff @(posedge clk) begin
20        if (rst) out <= 24'b0;
21        else if (en) out <= {{5{LFSR[3]}}, LFSR[2:0], 16'b0};
22    end
23
24 endmodule
25
26 module noise_gen_testbench();
27     logic clk, en, rst;
28     logic signed [23:0] out;
29
30     noise_gen dut (.*);
31
32     initial begin
33         clk <= 0;
34         forever #10 clk <= ~clk;
35     end
36
37     initial begin
38         en <= 0; rst <= 1;
39         repeat (3) @(posedge clk)
40             rst <= 0;
41         repeat (3) @(posedge clk)
42             en <= 1;
43         repeat (30) begin
44             @(posedge clk);
45             $display("%d",out);
46         end
47         $stop();
48     end
49 endmodule

```

II. Task 2

sample8_filter.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task2
3
4 // This module has a parameter N, takes in a 24-bit input in and
5 // output a 24-bit value equals to the average of the N values
6 // near this input (N is the parameter). N=8 is used as the filter
7 // to process the signal.
8 module sample8_filter #(parameter N = 8)
9     (input logic clk,
10      input logic enable,
11      input logic signed [23:0] in,
12      output logic signed [23:0] out);
13
14     // reg_in is an array to hold the values for the averaging
15     logic signed [23:0] reg_in [N-2:0];
16     // reg_out is to hold the updated reg_out
17     logic signed [23:0] reg_out;
18
19     integer i;
20
21     // the ff block to push in into the array(move every
22     // value to to the upper index) when the filter process is
23     // enabled.
24     always_ff @(posedge clk) begin
25         if (enable) begin
26             reg_in[0] <= in;
27             for (i = 1; i < N-1; i++) begin
28                 reg_in[i] <= reg_in[i-1];
29             end
30             out <= reg_out;
31         end else begin
32             for (i = 0; i < N-1; i++) begin
33                 reg_in[i] <= 0;
34             end
35         end
36     end
37
38     integer j;
39
40     //the output logic: the averaging
41     always @(*) begin
42         // initially 0
43         reg_out = 0;
44         // add up the divided value for every index in the array
45         for (j = 0; j <= N-2; j++) begin
46             reg_out = reg_out + {{3{reg_in[j][23]}}, reg_in[j][23:3]};
47         end
48         // add divided input value to form the 8-piece average result
49         reg_out = reg_out + {{3{in[23]}}, in[23:3]};
50     end
51 endmodule
52
53 module sample8_filter_testbench();
54     logic clk;
55     logic enable;
56     logic signed [23:0] in, out;
57
58     // generate 50MHZ clock
59     parameter CLK_Period = 100;
60     initial begin
61         clk <= 1'b0;
62         forever #(CLK_Period/2) clk <= ~clk;
63     end
64
65     sample8_filter #(8) dut (. *);
66
67     integer i;
68     initial begin
69         enable <= 1;
70         for (i = 1; i < 16; i = i + 2) begin
71             in <= i;
72         end
73
74         enable <= 0; in <= 0;
75         $stop;
76     end
77 endmodule
78
79

```


task2.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task2
3
4 // This is the top module of task2. It is able to sample an audio to read its value
5 // at each sample point and write it out (record it). KEY[0] will write out the audio
6 // with audio generated. KEY[1] will write out the audio with noise being filtered by
7 // the 8 sample filter
8 module task2 (CLOCK_50, CLOCK2_50, FPGA_I2C_SCLK, FPGA_I2C_SDAT,
9 AUD_XCK, AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT,
10 KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
11
12 input logic CLOCK_50, CLOCK2_50;
13 input logic [3:0] KEY;
14 input logic [9:0] SW;
15 output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
16 output logic [9:0] LEDR;
17
18 // I2C Audio/Video config interface
19 output FPGA_I2C_SCLK;
20 inout FPGA_I2C_SDAT;
21 // Audio CODEC
22 output AUD_XCK;
23 input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
24 input AUD_ADCDAT;
25 output AUD_DACDAT;
26
27 // Local wires
28 logic read_ready, write_ready, read, write;
29 logic signed [23:0] readdata_left, readdata_right;
30 logic signed [23:0] writedata_left, writedata_right;
31 logic signed [23:0] task2_left, task2_right, task3_left, task3_right;
32 logic signed [23:0] noisy_left, noisy_right;
33 logic reset;
34
35 logic [23:0] noise;
36 noise_gen noise_generator (.clk(CLOCK_50), .en(read), .rst(reset), .out(noise));
37 assign noisy_left = readdata_left + noise;
38 assign noisy_right = readdata_right + noise;
39
40 always_comb begin
41     case(KEY[2:0])
42     3'b110: begin // KEY0 outputs noise
43         writedata_left = noisy_left;
44         writedata_right = noisy_right;
45     end
46     3'b101: begin // KEY1 outputs task2 filtered noise
47         writedata_left = task2_left;
48         writedata_right = task2_right;
49     end

```

```

50 3'b011: begin // KEY2 outputs task3 filtered noise
51     writedata_left = task3_left;
52     writedata_right = task3_right;
53 end
54 default: begin // default output raw data
55     writedata_left = readdata_left;
56     writedata_right = readdata_right;
57 end
58 endcase
59 end
60
61 assign reset = ~KEY[3];
62 assign {HEX0, HEX1, HEX2, HEX3, HEX4, HEX5} = '1;
63 assign LEDR = SW;
64
65 // only read or write when both are possible
66 assign read = read_ready & write_ready;
67 assign write = read_ready & write_ready;
68
69 // The following instantiates the sample8_filter to process noisy_left
70 sample8_filter #(8) left_filter (.clk(CLOCK_50), .enable(read), .in(noisy_left),
71     .out(task2_left));
72
73 // The following instantiates the sample8_fiter to process noisy_right
74 sample8_filter #(8) right_filter (.clk(CLOCK_50), .enable(read), .in(noisy_right),
75     .out(task2_right));
76
77 ///////////////////////////////////////////////////
78 // Audio CODEC interface.
79 //
80 // The interface consists of the following wires:
81 // read_ready, write_ready - CODEC ready for read/write operation
82 // readdata_left, readdata_right - left and right channel data from the CODEC
83 // read - send data from the CODEC (both channels)
84 // writedata_left, writedata_right - left and right channel data to the CODEC
85 // write - send data to the CODEC (both channels)
86 // AUD_* - should connect to top-level entity I/O of the same name.
87 //         These signals go directly to the Audio CODEC
88 // I2C_* - should connect to top-level entity I/O of the same name.
89 //         These signals go directly to the Audio/Video Config module
90 ///////////////////////////////////////////////////
91 clock_generator my_clock_gen(
92     // inputs
93     CLOCK2_50,
94     1'b0,

```

```

94
95 // outputs
96 AUD_XCK
97 );
98
99 audio_and_video_config cfg(
100 // Inputs
101 CLOCK_50,
102 1'b0,
103
104 // Bidirectionals
105 FPGA_I2C_SDAT,
106 FPGA_I2C_SCLK
107 );
108
109 audio_codec codec(
110 // Inputs
111 CLOCK_50,
112 1'b0,
113
114 read, write,
115 writedata_left, writedata_right,
116
117 AUD_ADCDAT,
118
119 // Bidirectionals
120 AUD_BCLK,
121 AUD_ADCLRCK,
122 AUD_DACLCK,
123
124 // Outputs
125 read_ready, write_ready,
126 readdata_left, readdata_right,
127 AUD_DACDAT
128 );
129
130 endmodule

```

III. Task 3

task3.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task3
3
4 // This is the top module of task3. It is able to sample an audio to read its value
5 // at each sample point and write it out (record it). KEY[0] will write out the audio
6 // with audio generated. KEY[2] will write out the audio with noise being filtered by
7 // the general averaging filter.
8 module task3 (CLOCK_50, CLOCK2_50, FPGA_I2C_SCLK, FPGA_I2C_SDAT,
9   AUD_XCK, AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCCDAT, AUD_DACDAT,
10  KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
11
12   input logic CLOCK_50, CLOCK2_50;
13   input logic [3:0] KEY;
14   input logic [9:0] SW;
15   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
16   output logic [9:0] LEDR;
17
18   // I2C Audio/Video config interface
19   output FPGA_I2C_SCLK;
20   inout FPGA_I2C_SDAT;
21   // Audio CODEC
22   output AUD_XCK;
23   input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
24   input AUD_ADCCDAT;
25   output AUD_DACDAT;
26
27   // Local wires
28   logic read_ready, write_ready, read, write;
29   logic signed [23:0] readdata_left, readdata_right;
30   logic signed [23:0] writedata_left, writedata_right;
31   logic signed [23:0] task2_left, task2_right, task3_left, task3_right;
32   logic signed [23:0] noisy_left, noisy_right;
33   logic reset;
34
35   logic [23:0] noise;
36   noise_gen noise_generator (.clk(CLOCK_50), .en(read), .rst(reset), .out(noise));
37   assign noisy_left = readdata_left + noise;
38   assign noisy_right = readdata_right + noise;
39
40   always_comb begin
41     case(KEY[2:0])
42       3'b110: begin // KEY0 outputs noise
43         writedata_left = noisy_left;
44         writedata_right = noisy_right;
45       end
46       3'b101: begin // KEY1 outputs task2 filtered noise
47         writedata_left = task2_left;
48         writedata_right = task2_right;
49       end
50       3'b011: begin // KEY2 outputs task3 filtered noise
51         writedata_left = task3_left;
52         writedata_right = task3_right;
53       end
54     endcase
55   end

```

```

54         default: begin // default output raw data
55             writedata_left = readdata_left;
56             writedata_right = readdata_right;
57         end
58     endcase
59 end
60
61 assign reset = ~KEY[3];
62 assign {HEX0, HEX1, HEX2, HEX3, HEX4, HEX5} = '1';
63 assign LEDR = SW;
64
65 // only read or write when both are possible
66 assign read = read_ready & write_ready;
67 assign write = read_ready & write_ready;
68
69 FIR_filter #(16) left (.clk(CLOCK_50), .reset, .enable(read), .in(noisy_left), .out(task3_left));
70 FIR_filter #(16) right (.clk(CLOCK_50), .reset, .enable(read), .in(noisy_right), .out(task3_right));
71
72
73 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
74 // Audio CODEC interface.
75 //
76 // The interface consists of the following wires:
77 // read_ready, write_ready - CODEC ready for read/write operation
78 // readdata_left, readdata_right - left and right channel data from the CODEC
79 // read - send data from the CODEC (both channels)
80 // writedata_left, writedata_right - left and right channel data to the CODEC
81 // write - send data to the CODEC (both channels)
82 // AUD_* - should connect to top-level entity I/O of the same name.
83 // These signals go directly to the Audio CODEC
84 // I2C_* - should connect to top-level entity I/O of the same name.
85 // These signals go directly to the Audio/Video Config module
86 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
87 clock_generator my_clock_gen(
88     // inputs
89     CLOCK_50,
90     1'b0,
91
92     // outputs
93     AUD_XCK
94 );
95
96 audio_and_video_config cfg(
97     // inputs
98     CLOCK_50,
99     1'b0,
100
101     // Bidirectionals
102     FPGA_I2C_SDAT,
103     FPGA_I2C_SCLK
104 );
105
106 audio_codec codec(
107     // Inputs
108     CLOCK_50,
109     1'b0,
110
111     read, write,
112     writedata_left, writedata_right,
113
114     AUD_ADCDAT,
115
116     // Bidirectionals
117     AUD_BCLK,
118     AUD_ADCLRCK,
119     AUD_DACLCK,
120
121     // outputs
122     read_ready, write_ready,
123     readdata_left, readdata_right,
124     AUD_DACDAT
125 );
126
127 endmodule
128
129

```

FIR_filter.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task3
3
4 // This module is a generalized averaging filter with parameter N. It uses a buffer of size N.
5 // when an input is read it is divided by N, then it will be added to a buffer of size N and
6 // added to the output of the filter. It takes in 1-bit clk, enable, reset and 24-bit in as input.
7 // It outputs a 24-bit out.
8 module FIR_filter #(parameter N = 16)
9     (input logic clk,
10      input logic enable,
11      input logic reset,
12      input logic signed [23: 0] in,
13      output logic signed [23: 0] out);
14
15     // 24 x N register file
16     logic [23: 0] reg_arr [N-1: 0];
17
18     // reg_in is the holder of divided input in
19     // D, Q are holders for values before and after accumulator
20     logic signed [23: 0] reg_in, D, Q;
21
22     assign reg_in = in / N;
23     assign reg_arr[0] = reg_in;
24
25     // the following instantiates a fifo buffer with size of N by filling the reg_arr
26     genvar i;
27     generate
28         for(i = 0; i < N-1; i++) begin: buffer
29             // instantiation of delay
30             // input: clk, enable, reset, reg_arr[i]
31             // output: reg_arr[i+1]
32             delay d1 (.clk, .enable, .reset, .in(reg_arr[i]), .out(reg_arr[i+1]));
33         end
34     endgenerate
35
36     // instantiation of delay as an accumulator
37     // input: clk, enable, reset, D
38     // output: Q
39     delay d2 (.clk, .enable, .reset, .in(D), .out(Q));
40
41     assign D = Q + reg_in - reg_arr[N-1];
42     assign out = D;
43
44 endmodule
45
46 module FIR_filter_testbench();
47     logic clk, reset, enable;
48     logic [23:0] in, out;
49
50     FIR_filter #(N(16)) dut (.clk(clk), .reset(reset), .enable(enable), .in(in), .out(out));
51
52     parameter clock_period = 100;
53     initial begin
54
55         clk <= 0;
56         forever #(clock_period / 2) clk <= ~clk;
57     end
58
59     initial begin
60         reset <= 1; enable <= 0;
61         reset <= 0; enable <= 1; in <= 1;
62         in <= 2;
63         in <= 3;
64         in <= 16;
65         in <= 24;
66         in <= 0;
67
68         $stop;
69     end
70 endmodule

```

delay.sv

```

1 // Simon Chen, Cynthia Li
2 // EE 371 Lab 5 task3
3
4 // This module is a DFF for the accumulator. It takes in 1-bit clk, enable, reset and
5 // 24-bit in as input. It outputs a 24-bit out.
6 module delay (input logic clk,
7               input logic enable,
8               input logic reset,
9               input logic signed [23: 0] in,
10              output logic signed [23: 0] out);
11
12     always_ff @(posedge clk) begin
13         if (reset) begin
14             out <= 1'b0;
15         end else if (enable) begin
16             out <= in;
17         end
18     end
19 endmodule
20
21 module delay_testbench();
22     logic clk, enable, reset;
23     logic signed [23:0] in, out;
24
25     delay dut (.*);
26
27     parameter CLK_Period = 100;
28     initial begin
29         clk <= 1'b0;
30         forever #(CLK_Period/2) clk <= ~clk;
31     end
32
33     integer i;
34     initial begin
35         enable <= 1;                                     @(posedge clk);
36         for (i = 1; i < 24; i++) begin                    @(posedge clk);
37             in <= i;                                       @(posedge clk);
38         end
39
40         enable <= 0; in <= 0;                             repeat(2) @(posedge clk);
41         $stop;                                           @(posedge clk);
42     end
43 endmodule
44
45
46

```