

Cynthia Li
EE 371
April 22, 2021
Lab 2 Report

Procedure

The lab comprises of three tasks: 1) Design a 32x4 single port ram that can takes an input 5-bit address and has a four-bit data port, and a write control input, its address, data to write and data to read will be displayed on HEX in hexadecimal form. 2) Design a 32x4 2-port ram using IP catalog in Quartus that use one port supplying 5-bit address for read operation and the other port for 5-bit address for write operation. The read address should be internally updating by a designed counter on an approximately 1Hz frequency, and all addresses, the 4-bit data to read and data to write, should be display on HEX in hexadecimal format; 3) Design a FIFO that uses a 16x8 2 port ram to store data, and display the “queue’s” full/empty status on LEDR9/8, and display read data, write data on HEX in hexadecimal form.

Task#1

By using built-in memory blocks, design a 32x4 single port ram that can takes inputs of a 5-bit address (SW[8:4]), a 4-bit data to write (SW[3:0]), a write control (SW[9]), and a self-operated clock (KEY[0]) and output a 4-bit data to read. The read/write address displayed on HEX5 and HEX4, data to write is displayed on HEX2, and data to read is displayed on HEX0. These are all in the hexadecimal form when displayed. The the ram can always read the data in the specified address, but only when write control is enabled, the input data can be written into the address on the next self-operated positive clock edge.

Task#2

This task is kind of built on task 1, as task 1 uses 1 port, and this one uses 2 port, a more advanced version. Using IP catalog in Quartus Design, design a 32x4 2-port ram that is able to use one port supplying 5-bit address for read operation (address specified by a internal counter and scroll through the memory locations with approximately1Hz frequency) and the other port for 5-bit address (SW[8:4]) for write operation, it also takes a 4bit data to write and a write control (KEY[3]). The write address is displayed on HEX5 and HEX4, read address is displayed on HEX3 and HEX2, data to write on HEX1 and data to read on HEX0, all in hexadecimal form. So the read and write operations are completely separate: counter and read works on a set frequency on its own, write operation is only working when wr_en (KEY[3]) is pressed.

Task #3

For this task, we want to design a FIFO that uses a 16x8 2 port ram to store data, and operates like Queue. It displays the “queue’s” full/empty status on LEDR9/8, and

when read is enabled, it reads the oldest data we input and displays it on HEX1 and HEX0, when write is enabled, it writes the specified data (SW[7:0]) to the newest address, and display this value on HEX5 and HEX4. All HEX display are in hexadecimal form.

Results

Task 1:

I started the task by designing the ram32x4, I ran ModelSim on that schematic and produced the waveform seen in Fig 1.




Fig 1. ram32x4_testbench simulation waveform

Test that for a specific address, if input data can be updated when write enable is true, if turning off write enable stops data updating, and test if data can be updated for other addresses. We expect to see when write is enabled, address is given, but there is no input, the output will be X, and when write is enabled, output data will be one cycle slower than input changes, and stops changes when write is disabled. We also expect this to work the same for different addresses. More specific expectation as references to APPENDIX. A.i. The modelSim simulation waveform in Fig.1 matches what we have expected.

Then I worked on hexadecimal.sv which transforms the 4-bit binary code into its 7-bit hexadecimal value's seven segment expression. The modelSim simulation produces waveform seen in Fig 2-3.



Fig. 2. Hexadecimal_testbench simulation waveform (part1)




Fig. 3. Hexadecimal_testbench Simulation waveform (part2)

I tested all 16 cases of a 4bit binary code and expect to see the output matches their hexadecimal value's seven segment display expression, as in APPENDIX. A.ii. The modelSim simulation matches exactly as expected.

Then I got my code to process the KEY press to make it only true for one cycle in a long press and to process metastability from EE 271 (from previous lab, has been tested). Their modelSim simulation are as listed below in Fig. 4-5.




Fig. 4. userInput_testbench simulation waveform

I tested the transitions between the FSM (specific code please refer to APPENDIX A. iii) and we expect to see that every long press will only result in one true cycle, otherwise it stay false. The modelSim simulation matches what we expected.




Fig. 5. meta_testbench simulation waveform

This is a very simple module that let the input to go through 2 DFF. Therefore, I just put in some values and expect to see that they are 2 cycles delayed in the output. Thus, we can see the modelSim simulation matches exactly with what we expected.

The last part is to instantiate all these modules and wires the inputs and outputs correctly in a top module. Task1's simulation produces the waveform in Fig.6-8.




Fig. 6. Task1_testbench simulation waveform (part1)




Fig. 7. Task1_testbench simulation waveform (part2)




Fig. 8. Task1_testbench simulation waveform (part3)

I used basically the same testing method for this module as compared to ram32x4. I tested cases when only data or only address is given, and when a specific address is given, if input data can be updated when write enable is true, if turning off write enable stops data updating, if data can be updated for other addresses, and if data can be read again when re-accessing the addressss. We expect to see the HEX display turned off for lack of address or input; when write is enabled, output data will be one cycle slower than input changes (due to my testbench), and stops changes when write is disenbled. We also expect this to work the same for different addresses. The modelSim simulation waveform in Fig.6-8 matches what we have expected.

So basically task1 can function exactly as expected as required by the lab instruction.
Here is a synthesis report for task1 in Fig.9.

Analysis & Synthesis Resource Utilization by Entity							
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins
1	task1	90 (0)	131 (0)	0	0	57	0
1	hexadecimal:addr2	7 (7)	0 (0)	0	0	0	0
2	hexadecimal:data_read	7 (7)	0 (0)	0	0	0	0
3	hexadecimal:in	7 (7)	0 (0)	0	0	0	0
4	meta:clk_metatemps	0 (0)	2 (2)	0	0	0	0
5	ram32x4:RAM	68 (68)	128 (128)	0	0	0	0
6	userInput:human_clk	1 (1)	1 (1)	0	0	0	0

Fig. 9. Task1 Synthesis report

Task 2:

In this task, I first followed the instruction on the specification to produce the mif file, and used the wizard to produce the ram .v file.

Then I implemented 32x4 two port ram, which produces waveform in Fig. 10-12.




Fig. 10. Ram32x4_2port_testbench simulation waveform (part1)




Fig. 11. Ram32x4_2port_testbench simulation waveform (part2)




Fig. 12. Ram32x4_2port_testbench simulation waveform (part3)

I tested whether data can be written into each address (whether the stored value in the address updates) when write is enabled, and whether the address displays previous value if data has been input but write is disabled. I expect to see data_r display the value one cycle after data_w (since we write data in the address 1 after read) and data_r should show previous value stored like in the first several cycles (3~4 cycles) after 33 cycles even though different data has been input. Thus, we can see that the modelSim simulation matches exactly with what we have expected.

Next I implemented the counter to scroll through the 32 addresses. Counter produces waveform in simulation as in Fig. 13-15.




Fig. 13. counter_testbench simulation waveform (part1)




Fig. 14. counter_testbench simulation waveform (part2)




Fig. 15. counter_testbench simulation waveform (part3)

I simply tested after reset, whether counter actually counts to 0 to 31 and whether it will start over again. We expect to see addr_r becomes 0 after reset, and increment every clock cycle until reaching 31, which is when it start over. The modelSim simulation shows it working as expected.

Since I have the code of clock_divider.sv from EE 271 provided by the professor, I didn't implement a testbench for it. And we can use the hexadecimal.sv from task 1. So now everything is ready, I started to instantiate the modules and wires input and outputs in the top module task2.sv. which produced waveforms as in Fig. 16-19.




Fig. 16. Task2_testbench simulation waveform (part1)




Fig. 17. Task2_testbench simulation waveform (part2)




Fig. 18. Task2_testbench simulation waveform (part3)




Fig. 19. Task2_testbench simulation waveform (part4)

I used basically the same testing method for this module as compared to ram32x4_2port. I tested whether data can be written into each address (whether the stored value in the address updates) when write is enabled, whether the address displays previous value if data has been input but write is disabled, whether counter is outputting correct address so that the update can goes on smoothly, and whether reset works. I expect to see HEX3,2 display the value one cycle after HEX5,4(since we write data in the address 1 after read), HEX0 one cycle after HEX1. Thus, we can see that the modelSim simulation matches exactly with what we have expected. The modelSim simulation waveform in Fig.16-19 matches what we have expected.

Thus, I can say that task2 works as specified in the lab specification and as expected. Task2 has synthesis report as in Fig. 20.

Analysis & Synthesis Resource Utilization by Entity							
<<Filter>>	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins
1	DE1_SoC	60 (0)	32 (0)	128	0	57	0
1	clock_divider:cdiv	27 (27)	27 (27)	0	0	0	0
2	counter:count	5 (5)	5 (5)	0	0	0	0
3	hexadecimal:r_addr2	7 (7)	0 (0)	0	0	0	0
4	hexadecimal:read	7 (7)	0 (0)	0	0	0	0
5	hexadecimal:w_addr2	7 (7)	0 (0)	0	0	0	0
6	hexadecimal:write	7 (7)	0 (0)	0	0	0	0
7	ram32x4_2...ram_2port	0 (0)	0 (0)	128	0	0	0
1	altsyncram:RAM_rtl_0	0 (0)	0 (0)	128	0	0	0
1	altsyncram:generated	0 (0)	0 (0)	128	0	0	0

Fig. 20. Task2 synthesis report

Task3:

In this task, I started implementing the ram, which produced the waveforms as in Fig. 21-24.




Fig. 21. Ram_2port_testbench simulation waveform (part1)




Fig. 22. Ram_2port_testbench simulation waveform (part2)




Fig. 23. Ram_2port_testbench simulation waveform (part3)




Fig. 24. Ram_2port_testbench simulation waveform (part4)

I tested cases of enabling both read and write updates data, disenabling both stops updating, enabling only read, enabling only write. Expect to see `r_data` updates 2 cycles after `w_data` for the first 15 cycles, then remains the same, then start to show values in the first 15 cycles, and then stay the same.

Then I started finishing the `FIFO_Control`, which produced the waveform in Fig. 25-28.




Fig.25 FIFO_Control_testbench simulation waveform(part1)




Fig.26 FIFO_Control_testbench simulation waveform(part2)




Fig.27 FIFO_Control_testbench simulation waveform(part3)




Fig.28 FIFO_Control_testbench simulation waveform (part4)

This tests whether the FIFO is able to output empty, do normal write, output full, do normal read, and test if the FIFO maintains its status if read and write are both disabled. So we expect to see that write address increment, and after 22 cycles, it stops, then read address increments. Also, empty should be initialized at the beginning. Full should be reached in the middle. In simulation, we see that everything is working as expected except for full.

Then I go on to instantiate the FIFO_Control and ram in the FIFO to achieve the desired functionality of FIFO, which produced the waveform in Fig. 29-32.




Fig.29 FIFO_testbench simulation waveform (part1)




Fig.30 FIFO_testbench simulation waveform (part2)




Fig.31 FIFO_testbench simulation waveform (part3)




Fig.32 FIFO_testbench simulation waveform (part4)

FIFO tests the same cases as FIFO_Control as it works as FIFO_Control's upper level: it tests whether the FIFO is able to output empty, do normal write, output full, do normal read, and test if the FIFO maintains its status if read and write are both disabled. We expect to see outputBus display what was shown in inputBus when write is enabled, and see that initially the FIFO is “empty.” In the simulation, we see that the outputBus and empty works as expected, but the full is not.

Last, to fulfill the desired display on HEX, we wire the output of FIFO onto HEX in the top module task3.sv, which produced the waveform in Fig.33-36.




Fig.33 task3_testbench simulation waveform (part1)




Fig.34 task3_testbench simulation waveform (part2)




Fig.35 task3_testbench simulation waveform (part3)

It




Fig.36 task3_testbench simulation waveform (part4)

Task3 still tests the same cases as the previous two: normal read and write operation, whether full and empty correctly asserts, whether the FIFO maintain its status when read and write are disenabled. We expect to see the HEX display correct hexadecimal value for read value and write value, and LEDR asserts true when it is empty or full. However, we see that in simulation, everything works except full is not changing

In general, task1 and task2 works as expected, but task3 is not very nicely dealing with metastability: after I implemented userInput to process a long pulse into only one-cycle true status and added 2 DFF to reduce metastability, the full is always malfunctioning, while empty, w_data, w_address, r_address work fine. However, except this error, task3 works as expected to meet the standard of FIFO.

APPENDIX: (System Verilog Code)

A. (task1)

i. (ram32x4.sv)

```

1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // Module ram32x4 defines a single port ram that uses the input 5-bit
6 // address to update the stored value in this address in the ram when input
7 // write is true, and always reads the value stored in this address.
8 module ram32x4 (clk, write, addr, data_in, data_out);
9   input logic clk, write;
10  input logic [4:0] addr;
11  input logic [3:0] data_in;
12
13  output logic [3:0] data_out;
14
15 // the following defines the size of the built-in memory block
16 logic [3:0] RAM [31:0];
17
18 // the following is the write operation
19 always_ff @(posedge clk) begin
20   if (write) begin
21     RAM[addr] <= data_in;
22   end
23 end
24
25 // the following is the read operation
26 assign data_out = RAM[addr];
27 endmodule

29 module ram32x4_testbench();
30   logic clk, write;
31   logic [4:0] addr;
32   logic [3:0] data_in;
33
34   logic [3:0] data_out;
35
36 // Set up a simulated clock.
37 parameter CLOCK_PERIOD=100;
38
39 initial begin
40   clk <= 0;
41   forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
42 end
43
44 ram32x4 dut (.clk, .write, .addr, .data_in, .data_out);
45
46 initial begin
47   write <= 1'b1; addr <= 5'b10001;    @ (posedge clk); // test enabled write + no input
48                                         // expect X;
49   data_in <= 4'b0001;                  @ (posedge clk); // test enabled write + input
50                                         // expect X;
51   data_in <= 4'b0110;                  @ (posedge clk); // test if data continues to be updated
52                                         // expect 4'b0001
53   write <= 1'b0;                      @ (posedge clk); // test disenble write + no input
54                                         // expect 4'b0110
55   data_in <= 4'b1111;                  @ (posedge clk); // test disenble write + input
56                                         // expect 4'b0110
57
58   write <= 1'b1; addr <= 5'b00001;    @ (posedge clk); // test if other address's value can be changed
59   data_in <= 4'b0001;                  @ (posedge clk); // expect
60   write <= 1'b0; addr <= 5'b10001;    @ (posedge clk); // expect 4'b0001
61                                         @ (posedge clk); // expect 4'b0110
62   $stop;
63 end
64 endmodule

```

ii. (hexadecimal.sv)

*** this module will be used for task 2 and task3, same module applies and will not be listed again

```

1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // Module hexadecimal takes a 4bit input value, and output its
6 // corresponding hexadecimal value seven segment display.
7 module hexadecimal (binary, hex);
8   input logic [3:0] binary;
9   output logic [6:0] hex;
10
11  // the following is the logic that link each 4bit binary value
12  // to its hexadecimal seven segment display expression
13  always_comb begin
14    case(binary)          // display
15      4'b0000: hex = 7'b1000000; // 0
16      4'b0001: hex = 7'b1111001; // 1
17      4'b0010: hex = 7'b0100100; // 2
18      4'b0011: hex = 7'b0110000; // 3
19      4'b0100: hex = 7'b0011001; // 4
20      4'b0101: hex = 7'b0010010; // 5
21      4'b0110: hex = 7'b0000010; // 6
22      4'b0111: hex = 7'b1111000; // 7
23      4'b1000: hex = 7'b0000000; // 8
24      4'b1001: hex = 7'b0010000; // 9
25      4'b1010: hex = 7'b0001000; // A
26      4'b1011: hex = 7'b0000011; // b
27      4'b1100: hex = 7'b1000110; // C
28      4'b1101: hex = 7'b0100001; // d
29      4'b1110: hex = 7'b0000110; // E
30      4'b1111: hex = 7'b0000110; // F
31      default: hex = 7'b1111111; // turn off display
32    endcase
33  end
34 endmodule
35
36 module hexadecimal_testbench();
37
38   logic [3:0] binary;
39   logic [6:0] hex;
40
41   hexadecimal dut (.binary, .hex);
42
43   initial begin
44     binary = 4'b0000; #10;
45     binary = 4'b0001; #10;
46     binary = 4'b0010; #10;
47     binary = 4'b0011; #10;
48     binary = 4'b0100; #10;
49     binary = 4'b0101; #10;
50     binary = 4'b0110; #10;
51     binary = 4'b0111; #10;
52     binary = 4'b1000; #10;
53     binary = 4'b1001; #10;
54     binary = 4'b1010; #10;
55     binary = 4'b1011; #10;
56     binary = 4'b1100; #10;
57     binary = 4'b1101; #10;
58     binary = 4'b1110; #10;
59     binary = 4'b1111; #10;
60     $stop;
61   end
62 endmodule

```

iii. (userInput.sv)

*** this module will be used for task3, same module applies and will not be listed again

```

1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // Module userInput takes a input press that indicates the status
6 // of a KEY, and should process it so that every press is true for
7 // only one cycle and otherwise stays false. It will output this
8 // processed KEY status to out.
9 module userInput (clk, press, out);
10    input logic clk, press;
11    // press: true when the KEY is pressed
12    output logic out;
13
14    enum {on, off} ps, ns;
15
16    // the next state and output logic
17    always_comb
18        case(ps)
19            on: if (press) begin // key continuously being pressed
20                ns = on; // & out has been true for 1 cycle
21                out = 0;
22            end
23            else begin // key is released
24                ns = off;
25                out= 0;
26            end
27            off: if (press) begin // key is pressed (the action)
28                ns = on; // make out true for one cycle
29                out= 1;
30            end
31            . . .
32        else begin // key is not pressed
33            ns = off;
34            out = 0;
35        end
36        default: begin
37            ns = off;
38            out = 0;
39        endcase
40
41    always_ff @(posedge clk)
42        ps <= ns;
43
44 endmodule
45
46 module userInput_testbench();
47    logic clk, press;
48    logic out;
49
50    userInput dut (.clk, .press, .out);
51
52    // Set up the clock.
53    parameter CLOCK_PERIOD=100;
54    initial clk=1;
55    always begin
56        #(CLOCK_PERIOD/2);
57        clk = ~clk;
58    end
59
60    // Set up the inputs to the design. Each line is a clock cycle.
61    initial begin
62        press <= 1; repeat(3) @ (posedge clk); // off state: key is pressed
63        press <= 1; repeat(3) @ (posedge clk); // on state: key is pressed
64        press <= 0; repeat(3) @ (posedge clk); // on state: key is released
65        press <= 0; repeat(3) @ (posedge clk); // off state: key is unpressed
66        press <= 1; repeat(3) @ (posedge clk); // off state: key is pressed
67        press <= 0; repeat(3) @ (posedge clk); // on state: key is released
68        press <= 1; repeat(3) @ (posedge clk); // off state: key is pressed
69
70        $stop; // End the simulation.
71    end
72 endmodule

```

iv. (meta.sv)

*** this module will be used for task3, same module applies and will not be listed again

```
1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // Module meta takes an input, pass it through
6 // two DFF to prevent metastability.
7 module meta (clk, in, out);
8     input logic clk, in;
9     output logic out;
10    logic temp;
11
12    // the following passes in through 2 DFF
13    always_ff @(posedge clk)
14        temp <= in;
15    always_ff @(posedge clk)
16        out <= temp;
17 endmodule
18
19 module meta_testbench();
20     logic clk, in;
21     logic out;
22
23     // Set up the clock.
24     parameter CLOCK_PERIOD=100;
25     initial clk=1;
26     always begin
27         #(CLOCK_PERIOD/2);
28         clk = ~clk;
29     end
30
31     meta dut (.*);
32
33     initial begin
34         in <= 1; @(posedge clk);
35         in <= 0; @(posedge clk);
36         in <= 1; repeat(3)@(posedge clk);
37         in <= 0; repeat(3)@(posedge clk);
38         $stop; // End the simulation.
39     end
40 endmodule
41
```

v. (task1.sv)

```

1 // Cynthia Li
2 // EE 371 LAB2 TASK1
3
4 // Module task1 is the top module for task1 project
5 // it uses a 32x4 single port ram that can takes inputs of a 5-bit address (SW[8:4]),
6 // a 4-bit data to write (SW[3:0]), a write control (SW[9]), and a self-operated
7 // clock (KEY[0]) and output a 4-bit data stored in the address to read.
8 // The read/write address is displayed on HEX5 and HEX4, data to write is
9 // displayed on HEX2, and data to read is displayed on HEX0.
10 module task1(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
11     input logic CLOCK_50;
12     input logic [9:0] SW;
13     input logic [3:0] KEY;
14     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
15
16     // the following turns off the display for HEX3 and HEX1
17     assign HEX3 = 7'b1111111;
18     assign HEX1 = 7'b1111111;
19
20     logic [3:0] out;
21     logic clk_temp, clk;
22
23     // the following process the actual key press to prevent metastability
24     userInput human_clk (.clk(CLOCK_50), .press(~KEY[0]), .out(clk_temp));
25     meta clk_metastamp (.clk(CLOCK_50), .in(clk_temp), .out(clk));
26
27     ram32x4 RAM (.clk, .write(SW[9]), .addr(SW[8:4]), .data_in(SW[3:0]), .data_out(out));
28
29     // the following turns on the hexadecimal display on HEX5-4 for input address
30     decimal addr1 (.binary({3'b000, SW[8]}), .hex(HEX5));
31     decimal addr2 (.binary(SW[7:4]), .hex(HEX4));
32
33     // the following turns on the hexadecimal display on HEX2 for input data_to_write
34     decimal data (.binary(SW[3:0]), .hex(HEX2));
35
36     // the following turns on the hexadecimal display on HEX0 for output data_to_read
37     decimal data_read (.binary(out), .hex(HEX0));
38
39 endmodule
40
41 module task1_testbench();
42     logic [9:0] SW;
43     logic [3:0] KEY;
44     logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
45
46     logic CLOCK_50;
47     // Set up a simulated clock.
48     parameter CLOCK_PERIOD=100;
49
50     initial begin
51         CLOCK_50 <= 0;
52         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
53     end
54
55     task1 dut (*.*);
56
57     logic clk;
58     assign clk = CLOCK_50;
59     integer i;
60
61     initial begin
62         KEY[0] <= 1;                                @(posedge clk);
63         KEY[0] <= 0; SW[9] <= 1;                      @(posedge clk); // test only data is given
64         SW[3:0] <= 4'b0000;                          @(posedge clk);
65         KEY[0] <= 1;                                @(posedge clk);
66         KEY[0] <= 0; SW[8:4] <= 5'b01100;           @(posedge clk); // test only address is given
67         SW[3:0] <= 4'bxB;                            @(posedge clk);
68
69         SW[9] <= 1; SW[8:4] <= 5'b01100;           @(posedge clk); // test if for a random address
70         for (i = 0; i < 16; i++) begin                // if the stored value updates
71             KEY[0] <= 0;                            @(posedge clk);
72             SW[3:0] <= i;                          @(posedge clk);
73             KEY[0] <= 1;                            @(posedge clk);
74         end
75         KEY[0] <= 0; SW[9] <= 0;                      @(posedge clk); // disenabled write
76         KEY[0] <= 1; SW[3:0] <= 4'b0000;            @(posedge clk); // test if display stop update
77         KEY[0] <= 0;                                @(posedge clk);
78         KEY[0] <= 1; SW[3:0] <= 4'b0001;            @(posedge clk);
79         KEY[0] <= 0;                                @(posedge clk);
80
81         SW[9] <= 1; SW[8:4] <= 5'b10000;           @(posedge clk); // enable write
82         KEY[0] <= 1;                                @(posedge clk);
83         KEY[0] <= 0;                                @(posedge clk); // test if display updates
84         KEY[0] <= 1; SW[3:0] <= 4'b0111;            @(posedge clk);
85         KEY[0] <= 0;                                @(posedge clk); // test if display updates
86         KEY[0] <= 1; SW[3:0] <= 4'b0011;            @(posedge clk);
87

```

```

88     SW[9] <= 0; SW[8:4] <= 5'b01100;
89     KEY[0] <= 0;           @(posedge clk);
90     KEY[0] <= 1;           @(posedge clk);
91     KEY[0] <= 0;           @(posedge clk);
92     KEY[0] <= 1;           @(posedge clk);
93   $stop;
94 end
95 endmodule

```

B. (task2)

i.(ram32x4_2port.sv)

```

1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // Module ram32x4_2port defines a two port 32x4 ram that uses two input
6 // 5-bit one for write operation, to update the value in the address with
7 // input 4-bit data_w, when input wr_en is true; the other for read
8 // operation, it outputs the 4-bit value stored in this address to data_r.
9
10 `timescale 1 ps / 1 ps
11 module ram32x4_2port(clk, wr_en, addr_w, addr_r, data_w, data_r);
12   input logic clk, wr_en;
13   input logic [4:0] addr_w, addr_r;
14   input logic [3:0] data_w;
15   output logic [3:0] data_r;
16
17   // the following defines the size of the memory block
18   logic [3:0] RAM [31:0];
19
20   // the following is the write operation
21   always_ff @(posedge clk) begin
22     if (wr_en) begin
23       RAM[addr_w] <= data_w;
24     end
25   end
26
27   // the following is the read operation
28   assign data_r = RAM[addr_r];
29 endmodule
30
31 `timescale 1 ps / 1 ps
32 module ram32x4_2port_testbench();
33   logic clk, wr_en;
34   logic [4:0] addr_w, addr_r;
35   logic [3:0] data_w;
36   logic [3:0] data_r;
37
38   // Set up a simulated clock.
39   parameter CLOCK_PERIOD=100;
40
41   initial begin
42     clk <= 0;
43     forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
44   end
45
46   ram32x4_2port ram32x4_2port_test(clk, wr_en, addr_w, addr_r, data_w, data_r);
47
48   integer i;
49
50   initial begin
51     wr_en <= 1'b1;
52     for (i = 0; i < 32; i++) begin
53       addr_w <= i + 1;
54       data_w <= 31 - i;
55       addr_r <= i;
56     end
57     wr_en <= 1'b0;
58   end
59
60   for (i = 0; i < 4; i++) begin
61     addr_w <= i;
62     data_w <= i + 1;
63     addr_r <= i;
64   end
65   $stop;
66 endmodule

```

ii.(counter.sv)

```

1 // Cynthia Li
2 // 4/20/21
3 // EE 371 LAB2 TASK1
4
5 // module counter takes an input 50MHz clock and a reset signal
6 // and output a 5-bit value to addr_r. The value is updated from
7 // 0 to 32 as a counter and will start over afterwards. reset will
8 // let counter start over as well.
9 module counter (clk, reset, addr_r);
10    input logic clk, reset; // should be a slow clock with a 1s/ period
11    output logic [4:0] addr_r;
12
13    // the following defines when counter increment
14    // and when to start |over
15    always_ff @(posedge clk) begin
16        if (reset) begin
17            addr_r <= 0; // addr_r is initially set to 0
18        end
19        else begin
20            if (addr_r < 31) // when not reaching the end
21                addr_r <= addr_r + 1; // addr_r increment
22            else // when reaching the end
23                addr_r <= 0; // addr_r start over
24        end
25    end
26 endmodule
27
28 module counter_testbench();
29    logic CLOCK_50, reset;
30    logic [4:0] addr_r;
31
32    // Set up a simulated clock.
33    parameter CLOCK_PERIOD=100;
34
35    initial begin
36        CLOCK_50 <= 0;
37        forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
38    end
39
40    counter count (.clk(CLOCK_50), .reset, .addr_r);
41
42    integer i;
43    initial begin
44        reset <= 1;    @(posedge CLOCK_50);
45        reset <= 0;    @(posedge CLOCK_50);
46        repeat(34)    @(posedge CLOCK_50);
47        $stop;
48    end
49 endmodule
50

```

iii. clock_divider.sv

```

// Cynthia Li
// EE 371 LAB2 TASK2

// divided_clocks[0] = 25MHz, [1] = 12.5MHz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
module clock_divider (clock, reset, divided_clocks);
    input logic reset, clock;
    output logic [31:0] divided_clocks = 0;

    always_ff @(posedge clock) begin
        divided_clocks <= divided_clocks + 1;
    end
endmodule

```

*** since this is provided by EE 271 instruction team, I didn't implement a testbench for it.

iv. task2.sv

```

1 // Cynthia Li
2 // EE 371 LAB2 TASK2
3
4 // Module task2 is the top module for task1 project
5 // it uses a 32x4 single port ram that can takes inputs of a 5-bit address (SW[8:4]),
6 // a 4-bit data to write (SW[3:0]), a write control (SW[9]), and a self-operated
7 // clock (KEY[0]) and output a 4-bit data stored in the address to read.
8 // The read/write address is displayed on HEX5 and HEX4, data to write is
9 // displayed on HEX2, and data to read is displayed on HEX0.
10
11 `timescale 1 ps / 1 ps
12 module task2(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
13   input logic CLOCK_50;
14   input logic [9:0] SW;
15   input logic [3:0] KEY;
16   output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
17
18   // the following produces a slowed clock
19   parameter whichClock = 25; // 0.365 Hz clock
20   logic [31:0] div_clk;
21   clock_divider cddiv (.clock(CLOCK_50),
22                         .reset(reset),
23                         .divided_clocks(div_clk));
24
25   // clk; allows for easy switching between simulation and board clocks
26   logic clk;
27   // assign clk = CLOCK_50; // for simulation
28   assign clk = div_clk[whichClock]; // for board
29
30   logic [3:0] data_read, data_w;
31   logic [4:0] addr_read;
32
33   assign data_w = SW[3:0];
34
35   // the following sets up the counter for read addresses
36   counter count (.clk, .reset(~KEY[0]), .addr_r(addr_read));
37
38   // the following sets up the ram
39   ram32x4_2port ram_2port (.clk(CLOCK_50), .wr_en(~KEY[3]), .addr_w(SW[8:4]),
40                           .addr_r(addr_read), .data_w, .data_r(data_read));
41
42   // the following sets up HEX displays for addresses and datas
43   hexadecimal read (.binary(data_read), .hex(HEX0));
44
45   hexadecimal write (.binary(data_w), .hex(HEX1));
46
47   hexadecimal r_addr1 (.binary({3'b0, addr_read[4]}), .hex(HEX3));
48   hexadecimal r_addr2 (.binary(addr_read[3:0]), .hex(HEX2));
49
50   hexadecimal w_addr1 (.binary({3'b0, SW[8]}), .hex(HEX5));
51   hexadecimal w_addr2 (.binary(SW[7:4]), .hex(HEX4));
52 endmodule
53
54 `timescale 1 ps / 1 ps
55 module task2_testbench();
56   logic [9:0] SW;
57   logic [3:0] KEY;
58   logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
59
60   logic CLOCK_50, clk;
61   // Set up a simulated clock.
62   parameter CLOCK_PERIOD=100;

```

```

63   initial begin
64     CLOCK_50 <= 0;
65     forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
66   end
67
68   assign clk = CLOCK_50;
69
70   task2 dut (.CLOCK_50, .SW, .KEY, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
71
72   integer i;
73
74   initial begin
75     KEY[0] <= 0; @ (posedge clk);
76     KEY[3] <= 0; @ (posedge clk); // reset counter, enable wr_en
77
78   for (i = 0; i < 32; i++) begin
79     KEY[0] <= 1; @ (posedge clk);
80     SW[8:4] <= i + 1; @ (posedge clk); // test enabled write + no input
81     SW[3:0] <= 31 - i; @ (posedge clk); // test enabled write + no input
82   end
83   KEY[3] <= 1;
84   for (i = 0; i < 4; i++) begin
85     SW[8:4] <= i; @ (posedge clk); // test enabled write + no input
86     SW[3:0] <= i + 1; @ (posedge clk); // test enabled write + no input
87   end
88   KEY[0] <= 0; @ (posedge clk); // see if reset works
89   KEY[0] <= 1; repeat(2) @ (posedge clk);
90   $stop;
91 end
92
93 endmodule

```

C. (task3)

i. (FIFO_Control.sv)

```

1  // This module defines when the FIFO is empty and full
2  // it input the read/ write enable, and output wr_en,
3  // empty, full, status, and read, write address
4  module FIFO_Control #(parameter depth = 4)
5    (input logic clk, reset,
6     input logic read, write,
7     output logic wr_en,
8     output logic empty, full,
9     output logic [depth-1:0] readAddr, writeAddr);
10
11  /* Define_Variables_Here */
12
13  /* Combinational_Logic_Here */
14  assign wr_en = write & ~full;
15
16  /* Sequential_Logic_Here */
17  // the following is the logic that defines when the FIFO is full and empty
18  // and when the
19  always_ff @(posedge clk) begin
20    if(reset) begin // defin initialization
21      readAddr <= '0;
22      writeAddr <= '0;
23      full <= 1'b0;
24      empty <= 1'b1;
25    end else if (((writeAddr + 1) == readAddr) & write & ~read) begin
26      // define reaching "full"
27      readAddr <= readAddr;
28      writeAddr <= writeAddr + 1;
29      full <= 1'b1;
30      empty <= 1'b0;
31    end else if (((readAddr + 1) == writeAddr) & read & ~write) begin

```

```

31      end else if (((readAddr + 1) == writeAddr) & read & ~write) begin // define reaching empty
32          readAddr <= readAddr + 1;
33          writeAddr <= writeAddr;
34          full <= 1'b0;
35          empty <= 1'b1;
36      end else if (full & write & ~read) begin // define upper boundary
37          readAddr <= readAddr;
38          writeAddr <= writeAddr;
39          full <= 1'b1;
40          empty <= 1'b0;
41      end else if (empty & read & ~write) begin // define lower boundary
42          readAddr <= readAddr;
43          writeAddr <= writeAddr;
44          full <= 1'b0;
45          empty <= 1'b1;
46      end else if (read & ~write) begin
47          readAddr <= readAddr + 1;
48          writeAddr <= writeAddr;
49          full <= 1'b0;
50          empty <= 1'b0;
51      end else if (~read & write) begin
52          readAddr <= readAddr;
53          writeAddr <= writeAddr + 1;
54          full <= 1'b0;
55          empty <= 1'b0;
56      end else if (read & write) begin
57          readAddr <= readAddr + 1;
58          writeAddr <= writeAddr + 1;
59          empty <= empty;
60          full <= full;
61
62      end else begin
63          readAddr <= readAddr;
64          writeAddr <= writeAddr;
65          empty <= empty;
66          full <= full;
67      end
68  end
69 endmodule
70
71 module FIFO_Control1_testbench();
72     logic clk, reset;
73     logic read, write;
74     logic wr_en;
75     logic empty, full;
76     logic [3:0] readAddr, writeAddr;
77
78     // Set up a simulated clock.
79     parameter CLOCK_PERIOD=100;
80
81     initial begin
82         clk <= 0;
83         forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
84     end
85
86     FIFO_Control control (.*);
87
88     integer i;
89
90     initial begin
91         reset <= 1;
92
93         read <= 1; write <= 0; repeat(18) @{posedge clk}; // test lower boundary
94         read <= 0; write <= 1; repeat(18) @{posedge clk}; // test normal w/full/upper boundary
95         read <= 1; write <= 1; repeat(2) @{posedge clk}; // test w&r
96         read <= 1; write <= 0; repeat(15) @{posedge clk}; // test normal r
97         read <= 0; write <= 0; repeat(15) @{posedge clk}; // test disabling
98         reset <= 1; @{posedge clk};
99         reset <= 0; $stop;
100    end
101 endmodule
102
103
104

```

ii. (FIFO.sv)

```
1 // This module uses a 2port ram as FIFO ("Queue")
2 // it takes input reset, read, and write, if it reads
3 // it's outputing a 8bit data to outputBus, if it write
4 // it update the most recent address to the value equal
5 // to inputBus.
6 module FIFO #(parameter depth = 4,
7   parameter width = 8)
8   (input logic clk, reset,
9    input logic read, write,
10   input logic [width-1:0] inputBus,
11   output logic empty, full,
12   output logic [width-1:0] outputBus);
13
14 /* Define_Variables_Here */
15 logic [depth-1:0] w_addr, r_addr;
16 logic wr_en;
17
18 /* Instantiate_Your_Dual-Port_RAM_Here */
19
20 ram_2port RAM (.clk, .wr_en(wr_en), .rd_en(read), .w_addr(w_addr),
21   .r_addr(r_addr), .w_data(inputBus), .r_data(outputBus));
22
23 /* FIFO-Control_Module */
24 FIFO_Control #(depth) FC (.clk, .reset, .read(read), .write(write), .wr_en, .empty,
25   .full, .readAddr(r_addr), .writeAddr(w_addr));
26
27 endmodule
28
29 module FIFO_testbench();
30   parameter depth = 4, width = 8;
31
32   logic clk, reset;
33   logic read, write;
34   logic [width-1:0] inputBus;
35   logic empty, full;
36   logic [width-1:0] outputBus;
37
38   FIFO #(depth, width) dut (.*);
39
40   parameter CLK_Period = 100;
41
42   initial begin
43     clk <= 1'b0;
44     forever #(CLK_Period/2) clk <= ~clk;
45   end
46
47
48   integer i;
49
50   initial begin
51
52     reset <= 1;                                @(posedge clk);
53     reset <= 0;                                @(posedge clk);
54
55     for (i = 0; i < 18; i++) begin
56       read <= 0; write <= 1;                      @(posedge clk);
57       inputBus <= i;                            // test normal w/full/upper boundary
58
59     end
60     read <= 1; write <= 1;                      @(posedge clk); // test w&r
61     inputBus <= 8'b11111111;
62     read <= 1; write <= 0;                      repeat(16) @(posedge clk); // test normal r
63     inputBus <= 8'b00000000;                    @(posedge clk); // test disenabling
64     read <= 0; write <= 0;
65     reset <= 1;                                @(posedge clk);
66     reset <= 0; read <= 1;                      repeat(2)  @(posedge clk);
67     $stop;
68   end
69 endmodule
```

iii. (ram_2port.sv)

```

1 // this is a 2 port ram that works as a queue
2 // when it reads, it outputs the oldest data
3 // stored in r_addr to r_data, when it writes,
4 // it update the value stored in w_addr with
5 // w_data
6 module ram_2port #(parameter depth = 16,
7 parameter width = 8)
8 (clk, wr_en, rd_en, w_addr, r_addr, w_data, r_data);
9
10 input logic clk, wr_en, rd_en;
11 input logic [3:0] w_addr, r_addr;
12 input logic [7:0] w_data;
13
14 output logic [width-1:0] r_data;
15
16 logic [width-1:0] RAM [depth-1:0];
17
18 // the following defines the read and write operations
19 always_ff @(posedge clk) begin
20 if (wr_en & rd_en) begin
21     RAM[w_addr] <= w_data;
22     r_data <= RAM[r_addr];
23 end else if (wr_en & ~rd_en)begin
24     RAM[w_addr] <= w_data;
25     r_data <= r_data;
26 end else if (~wr_en & rd_en) begin
27     r_data <= RAM[r_addr];
28 end else if (~wr_en & ~rd_en) begin
29     r_data <= r_data;
30 end
31 .end
32
33
34 module ram_2port_tb();
35     logic clk, wr_en, rd_en;
36     logic [3:0] w_addr, r_addr;
37     logic [7:0] w_data;
38
39     logic [7:0] r_data;
40
41     // Set up a simulated clock.
42     parameter CLOCK_PERIOD=100;
43
44     initial begin
45         clk <= 0;
46         forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
47     end
48
49     ram_2port ram (.__);
50
51     integer i;
52
53     initial begin
54         wr_en <= 1'b1; rd_en <= 1'b1;           @ (posedge clk);
55         for (i = 0; i < 15; i++) begin          // test if enable updates stored data and output
56             w_addr <= i + 1;                   // expect to see r_data decrement 2 cycles
57             r_addr <= i;                      // after w_data
58             w_data <= 255-i;                  @ (posedge clk);
59         end
60         wr_en <= 1'b0; rd_en <= 1'b0;           // test if disable stops updates
61         for (i = 0; i < 4; i++) begin          // expect to see r_data shows previous value
62             w_addr <= i;
63             r_addr <= i;
64             w_data <= i;                     @ (posedge clk);
65         end
66         wr_en <= 1'b0; rd_en <= 1'b1;           // test if disable wr_en stops updating write
67         for (i = 0; i < 4; i++) begin          // and rd_en updates output
68             w_addr <= i;                      // expect to see r_data with value in part1
69             r_addr <= i;
70             w_data <= i;                     @ (posedge clk);
71         end
72         wr_en <= 1'b1; rd_en <= 1'b0;           // knowing wr_en can update stored data
73         for (i = 0; i < 4; i++) begin          // test if disable rd_en stops updating output
74             w_addr <= i + 1;                  // expect to see r_data shows previous value
75             r_addr <= i;
76             w_data <= i + 1;                  @ (posedge clk);
77         end
78         $stop;
79     end
80 endmodule
81

```

iv. (task3.sv)

```
1 // Cynthia Li
2 // EE 371 LAB2 TASK3
3
4 // This is the top module that uses a FIFO that uses a 16x8 2 port ram to store data,
5 // and operates like Queue. It displays the "queue's" full/empty status on LEDR9/8,
6 // and when read(KEY[1]) is enabled, it reads the oldest data we input and displays
7 // it on HEX1 and HEX0, when write(KEY[0]) is enabled, it writes the specified data
8 // (SW[7:0]) to the newest address, and display this value on HEX5 and HEX4.
9 module task3(CLOCK_50, SW, KEY, LEDR, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
10    input logic CLOCK_50;
11    input logic [9:0] SW;
12    input logic [3:0] KEY;
13    output logic [9:0] LEDR;
14    output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
15
16    logic empty, full;
17    logic [7:0] outputBus;
18
19    // the following produces a slowed clock
20    parameter whichClock = 25; // 0.365 Hz clock
21    logic [31:0] div_clk;
22    clock_divider cddiv (.clock(CLOCK_50),
23                          .reset(reset),
24                          .divided_clocks(div_clk));
25
26    // clk; allows for easy switching between simulation and board clocks
27    logic clk;
28    // assign clk = CLOCK_50; // for simulation
29    assign clk = div_clk[whichClock]; // for board
30
31
32    logic r, w, read, write;
33    meta READ (.clk(CLOCK_50), .in(SW[9]), .out(r));
34    meta WRITE (.clk(CLOCK_50), .in(SW[8]), .out(w));
35    userInput R (.clk(CLOCK_50), .press(SW[9]), .out(read));
36    userInput W (.clk(CLOCK_50), .press(SW[8]), .out(write));
37
38    //FIFO #(4, 8) fifo (.clk(CLOCK_50), .reset(SW[9]), .read(read), .write(write),
39    //                      .inputBus(SW[7:0]), .empty, .full, .outputBus);
40
41    FIFO #(4, 8) fifo (.clk(CLOCK_50), .reset(SW[9]), .read(read), .write(write),
42                      .inputBus(SW[7:0]), .empty, .full, .outputBus);
43
44    // the following displays the full and empty status of FIFO on LEDR[9] and LEDR[8]
45    assign LEDR[9] = full;
46    assign LEDR[8] = empty;
47
48    assign HEX3 = 7'b1111111;
49    assign HEX2 = 7'b1111111;
50
51    // the following displays hexadecimal value of current input value on HEX5-4
52    hexadecimal writeData1 (.binary(SW[7:4]), .hex(HEX5));
53    hexadecimal writeData2 (.binary(SW[3:0]), .hex(HEX4));
54
55    // the following displays current value of the oldest data on HEX1-0
56    hexadecimal readData1 (.binary(outputBus[7:4]), .hex(HEX1));
57    hexadecimal readData2 (.binary(outputBus[3:0]), .hex(HEX0));
58
59 endmodule
```

```
59 module task3_testbench();
60    logic CLOCK_50;
61    logic [9:0] SW;
62    logic [3:0] KEY;
63    logic [9:0] LEDR;
64    logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
65
66    task3 dut (*.);
67
68    parameter CLK_Period = 100;
69
70    initial begin
71        CLOCK_50 <= 1'b0;
72        forever #(CLK_Period/2) CLOCK_50 <= ~CLOCK_50;
73    end
74
75    logic clk;
76    assign clk = CLOCK_50;
77
78    integer i;
79
80    initial begin
81        SW[9] <= 1;                                     @(posedge clk);
82        SW[9] <= 0;                                     @(posedge clk);
83        KEY[1] <= 1; KEY[0] <= 0;                      @(posedge clk);
84
85        for (i = 0; i < 18; i++) begin
86            @(posedge clk);
```

```
88      ...
89      SW[7:0] <= i;                                @(posedge clk); // test normal w/full/upper boundary
90  end
91
92      KEY[1] <= 0; KEY[0] <= 1;
93      SW[7:0] <= 8'b00000000;      repeat(16)  @(posedge clk); // test normal r
94      KEY[1] <= 1; KEY[0] <= 1;      @(posedge clk); // test disenabling
95      SW[9] <= 1;                  @(posedge clk);
96      SW[9] <= 0; KEY[1] <= 1;      repeat(2)   @(posedge clk);
97
98      $stop;
99  end
L00 endmodule
```