

Procedure

The lab comprises of three tasks: 1) design a FSM to simulate a single entry parking lot gate on Quartus in System Verilog, and simulate its functionality on ModelSim; 2) design a counter that tells the parking lot's current occupancy on Quartus, and simulate its functionality on Modelsim; 3) Combining FSM in task#1 and the counter task#2, display the current occupancy status and number of parking lot onto 7-segment display HEX5-HEX0; 4) combine all the previous modules, wire inputs and outputs using GPIO_0.

Task#1

Design the FSM with two input signals, a (SW[0]) and b (SW[1]), and two output signals, enter and exit. An enter of car is defined as signal ab in the sequence 00 – 10 – 11 – 01 – 00, an exit of car is defined as signal ab in the sequence 00 – 01 – 11 – 10 – 00. When ab shows previous patterns, enter and exit will stay true for one clock cycle when a car enter or exits the lot, respectively; otherwise, they will stay false. Note that sequence like 00 – 01 – 00, 00 – 01 – 11 – 01 – 00, etc. are like the cases where the car changes direction halfway and thus will not be considered as an enter or an exit. Also, sequence such as 00-11 or 01-10 cannot happen, because in real cases, cars fly over the light and skip steps, thus, we consider this as a glitch, and it will output previous outputs.




Fig.1 state diagram for gate

Task#2

Designed a counter is parameterized with default MAX = 5, with two input signals, inc and dec, which increments and decrements count when asserted, and outputs the occupancy status to full and clear. The count should not exceed MAX and no less than 0, it will stay the same if inc or dec tries to make count cross boundary. Note that default parameter MAX is 5, used for simulation in ModelSim and on FPGA.




Fig.2 state diagram for counter (MAX=5)

Task #3

Design a display of current parking lot occupancy with a 5-bit input count (since we want the maximum capacity to be 25 in use), occupancy status full and clear, and will outputs 7-bit value in 7-segment form to HEX5 to HEX0.

Task#4

Interconnect the FSM, the counter, the display and GPIO_0. Use GPIO_0 to wire a switch as input reset signal, two switches for input signal a, b, and wire a, b to outputs which are LED lights.




Fig.3 block diagram of top module

The system is designed based on the functionality of each small submodule. The design is basically as described in the specification. Since this is a real world single entry parking lot simulation, though some details are not specified (such as stop incrementing when reaching max capacity, etc.), they are defined based experience with parking lot (the count for cars in the lot cannot exceed max capacity, since there is no room for new car to enter).

Results

Analysis:




Fig.4 Simulation for gate_testbench

As shown in Appendix. 1.F, 1.G, it tests cases in sequence: standard entering, standard exiting, change direction halfway of entering and exiting, impossible change in reality (10 to 01, the car cannot jump a status).

Expect to see enter to assert true for one cycle after ab sequence “00 – 10 – 11 – 01 – 00” and exit assert true 4 cycle later, other time, both enter and exit are false.




Fig.5 Simulation for counter_testbench

As shown by Appendix 2.C, 2.D, it tests default count, whether increment works, whether count exceeds MAX (5), whether decrement works, whether count will stop decreasing when reaching 0. Also test whether full and clear works correctly.

Expect to see default count is set to 0, then count increments until reaching MAX (5) and stay the same afterwards, full assert true; then, as decrement instruction is given, count decrement to zero and stay zero afterwards, clear assert true.

Appendix

1.A

```
9 module gate(reset, clk, a, b, enter, exit);
10 input logic reset, clk, a, b;
11 output logic enter, exit;
12
13 // the following defines the states in the FSM
14 logic [1:0] ps, ns;
15 parameter [1:0] unblock = 2'b00,
16                block_b = 2'b01,
17                block_a = 2'b10,
18                block = 2'b11;
19
20 // pa: local logic used to keep track of the sequence previously
21 // went
22 logic [1:0] pa;
23
24 // the following specifies the value of enter and exit
25 // based on the state and current input value
26 always_comb
27 case(ps)
28     unblock: begin
29         if ({a, b} == 2'b01) begin
30             ns = block_b;
31             enter = 1'b0;
32             exit = 1'b0;
33         end
34         else if ({a, b} == 2'b10) begin
35             ns = block_a;
36             enter = 1'b0;
37             exit = 1'b0;
38         end
```

1.B

```
39     else begin // {a, b} == 00 or 11
40         ns = unblock;
41         enter = 1'b0;
42         exit = 1'b0;
43     end
44 end
45 block_b: begin
46     if ({a, b} == 2'b00 & pa == 2'b10) begin
47         ns = unblock;
48         enter = 1'b1;
49         exit = 1'b0;
50     end
51     else if ({a, b} == 2'b00) begin
52         ns = unblock;
53         enter = 1'b0;
54         exit = 1'b0;
55     end
56     else if ({a, b} == 2'b11) begin
57         ns = block;
58         enter = 1'b0;
59         exit = 1'b0;
60     end
61     else begin // {a, b} == 01 or 10
62         ns = block_b;
63         enter = 1'b0;
64         exit = 1'b0;
65     end
66 end
```

1. C

```
67 block_a: begin
68     if ({a, b} == 2'b00 & pa == 2'b01) begin
69         ns = unblock;
70         enter = 1'b0;
71         exit = 1'b1;
72     end
73     else if ({a, b} == 2'b00) begin
74         ns = unblock;
75         enter = 1'b0;
76         exit = 1'b0;
77     end
78     else if ({a, b} == 2'b11) begin
79         ns = block;
80         enter = 1'b0;
81         exit = 1'b0;
82     end
83     else begin // {a, b} == 01 or 10
84         ns = block_b;
85         enter = 1'b0;
86         exit = 1'b0;
87     end
88 end
89 block: begin
90     if ({a, b} == 2'b01) begin
91         ns = block_b;
92         enter = 1'b0;
93         exit = 1'b0;
94     end
```

1.D

```

95         else if ({a, b} == 2'b10) begin
96             ns = block_a;
97             enter = 1'b0;
98             exit = 1'b0;
99         end
100     else begin // {a, b} == 01 or 10
101         ns = block;
102         enter = 1'b0;
103         exit = 1'b0;
104     end
105 end
106 default: begin
107     ns = unblock;
108     enter = 1'b0;
109     exit = 1'b0;
110 end
111 endcase
112
113 // the following update the ps (present state) in FSM
114 always_ff @(posedge clk) begin
115     if (reset) begin
116         ps <= unblock;
117     end
118     else begin
119         ps <= ns;
120     end
121 end
122

```

1.E

```

113 // the following update the ps (present state) in FSM
114 always_ff @(posedge clk) begin
115     if (reset) begin
116         ps <= unblock;
117     end
118     else begin
119         ps <= ns;
120     end
121 end
122
123 // the following updates pa (previous action) based on
124 // the previous sequence
125 always_ff @(posedge clk) begin
126     if (reset) begin
127         pa <= 2'b00;
128     end
129     else if (ps == unblock) begin
130         pa <= 2'b00;
131     end
132     else if (ps == block_b) begin
133         pa <= 2'b01;
134     end
135     else if (ps == block_a) begin
136         pa <= 2'b10;
137     end
138     else begin
139         pa <= pa;
140     end
141 end
142 endmodule
143

```

1.F

```

144 module gate_testbench();
145
146     logic reset, clk, a, b, enter, exit;
147
148     // Set up a simulated clock.
149     parameter CLOCK_PERIOD=100;
150
151     initial begin
152         clk <= 0;
153         forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
154     end
155
156     gate dut (.reset, .clk, .a, .b, .enter, .exit);
157
158     initial begin
159         @ (posedge clk);
160         reset <= 1; @ (posedge clk);
161         reset <= 0; @ (posedge clk);
162         a <= 0; b <= 0; @ (posedge clk);
163         a <= 1; b <= 1; @ (posedge clk); // test non-existing case
164         a <= 0; b <= 0; @ (posedge clk); // test standard entering
165         a <= 1; b <= 0; @ (posedge clk);
166         a <= 1; b <= 1; @ (posedge clk);
167         a <= 0; b <= 1; @ (posedge clk);
168         a <= 0; b <= 0; @ (posedge clk); // enter = 1, exit = 0
169

```

1.G

```

169     a <= 0; b <= 0; @posedge clk);
170     a <= 0; b <= 1; @posedge clk); // test standard exiting
171     a <= 1; b <= 1; @posedge clk);
172     a <= 1; b <= 0; @posedge clk);
173     a <= 0; b <= 0; @posedge clk); // enter = 0, exit = 1
174     a <= 1; b <= 0; @posedge clk); // test exist and change direction
175     a <= 1; b <= 1; @posedge clk);
176     a <= 1; b <= 0; @posedge clk);
177     a <= 0; b <= 0; @posedge clk);
178     a <= 0; b <= 1; @posedge clk); // test enter and change direction
179     a <= 0; b <= 1; @posedge clk);
180     a <= 1; b <= 1; @posedge clk);
181     a <= 0; b <= 1; @posedge clk);
182     a <= 0; b <= 0; @posedge clk);
183     a <= 0; b <= 1; @posedge clk); // test enter and change direction
184     a <= 0; b <= 0; @posedge clk);
185     a <= 1; b <= 0; @posedge clk); // test exit and change direction
186     a <= 0; b <= 0; @posedge clk);
187     a <= 0; b <= 1; @posedge clk); // test non-existing case
188     a <= 1; b <= 0; @posedge clk);
189     $stop;
190 end
191 endmodule

```

2.A

```

1 // Cynthia Li
2 // 4/12/2021
3 // EE 371
4 // Lab1 Task#2
5
6 // counter is a parameterized module with parameter MAX defaultly set to binary 5, it takes
7 // two 1-bit inputs, inc (increment) and dec (decrement) and outputs count (the binary number
8 // of cars in the simulated parking lot), full (whether current parking lot reaches maximum
9 // capacity), and clear (whether current parking lot is empty). counter will increment and
10 // decrement count based on inc and dec, but will never be greater than MAX or lower than 0,
11 // count will stay the same in that cases, it will update full to true when reaching MAX, and
12 // update clear to true when reaching 0.
13 module counter #(parameter MAX=5'b00101) (reset, clk, inc, dec, count, full, clear);
14
15     input logic reset, clk, inc, dec;
16     output logic [4:0] count;
17     output logic full, clear;
18
19     // count, full, and clear is updated by the following DFF
20     always_ff @(posedge clk) begin
21         if (reset) begin // initialization: set count to 0, full and clear to false
22             count <= 5'b00000;
23             full <= 1'b0;
24             clear <= 1'b0;
25         end
26         else if (count == MAX & inc & ~dec) begin // after reaching MAX, count stays the same
27             count <= count; // full change to true
28             full <= 1'b1;
29             clear <= 1'b0;
30         end

```

2.B

```

31         else if (count == 5'b00000 & ~inc & dec) begin // after reaching 0, count stays the same
32             count <= count; // clear changes to true
33             full <= 1'b0;
34             clear <= 1'b1;
35         end
36         else if (inc & ~dec) begin // normal increment: increment count
37             count <= count + 5'b00001;
38             full <= 1'b0;
39             clear <= 1'b0;
40         end
41         else if (~inc & dec) begin // normal decrement: decrement count
42             count <= count - 5'b00001;
43             full <= 1'b0;
44             clear <= 1'b0;
45         end
46         else begin // if (inc & dec | ~inc & ~dec), count, full, clear stay the same
47             count <= count;
48             full <= full;
49             clear <= clear;
50         end
51     end
52 endmodule
53

```

2.C


```

54 module counter_testbench();
55
56     logic reset, clk, inc, dec;
57     logic [4:0] count;
58     logic full, clear;
59
60     // Set up a simulated clock.
61     parameter CLOCK_PERIOD=100;
62
63     initial begin
64         clk <= 0;
65         forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
66     end
67
68     counter dut (.reset, .clk, .inc, .dec, .count, .full, .clear);
69
70     initial begin
71         @(posedge clk);
72         reset <= 1;
73         reset <= 0;
74         inc = 0; dec = 0; repeat(1) @(posedge clk); // test case: inc = 0, dec = 0,
75                                                         // expect count, full, clear stay the same
76         inc = 1; dec = 1; repeat(1) @(posedge clk); // test case: inc = 1, dec = 1 (non-existing c
77                                                         // expect count, full, clear stay the same
78         inc = 1; dec = 0; repeat(7) @(posedge clk); // test case: continuous to increment to max
79                                                         // expect count increment to max,
80                                                         // full change from 0 to 1 at the end
81                                                         // clear stay the same
82         inc = 0; dec = 1; repeat(7) @(posedge clk); // test case: count decrease to 0
83                                                         // expect count decrease to 0;
84                                                         // full change stay 0;

```

2.D

```

85                                                         // clear change from 0 to 1 at the end
86         $stop;
87     end
88 endmodule
89

```

3.A

```

1 // Cynthia Li
2 // 4/12/2021
3 // EE 371
4 // Lab1 Task#3
5
6 // display is the module that takes 5-bit input count that represents current car
7 // number in the parking lot, and outputs six 7-bit value to HEX5 to HEX0. HEX1 and HEX0
8 // are used as 7 segment display of decimal number of count; HEX5 to HEX2 are usually turned
9 // off, but will display 7 segment pattern "FULL" when full is true, HEX5 to HEX1 will display
10 // 7 segment pattern "CLEAR" when empty is true. Note that clear and full will never be both
11 // both true.
12 module display(reset, count, full, clear, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
13
14     input logic reset;
15     input logic full, clear;
16     input logic [4:0] count;
17     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
18
19     logic [6:0] F, U, L, C, E, A, r, one, two, three, four, five,
20                 six, seven, eight, nine, zero, n;
21
22     // the following assignment specifies each letter or number's
23     // 7-segment expression
24     assign F = 7'b0001110;
25     assign U = 7'b1000001;
26     assign L = 7'b1000111;
27
28     assign C = 7'b1000110;
29     assign E = 7'b0000110;
30     assign A = 7'b0001000;
31     assign r = 7'b0101111;

```

3.B


```

33 assign zero = 7'b1000000;
34 assign one = 7'b1111001;
35 assign two = 7'b0100100;
36 assign three = 7'b0110000;
37 assign four = 7'b0011001;
38 assign five = 7'b0010010;
39 assign six = 7'b0000010;
40 assign seven = 7'b1111000;
41 assign eight = 7'b0000000;
42 assign nine = 7'b0010000;
43
44 assign n = 7'b1111111; // turn off the display
45
46 // the display on HEX5 to HEX0 is updated by the following combinational logic
47 always_comb begin
48   if (reset) begin
49     HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero;
50   end
51   else if (full) begin // display "FULL" on HEX5 to HEX2, decimal count on HEX1 and HEX0
52     case (count)
53       5'b00101: begin
54         HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = zero; HEX0 = five;
55       end
56       5'b11001: begin
57         HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = two; HEX0 = five;
58       end
59       default: begin
60         HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = two; HEX0 = five;
61       end
62     endcase
63   end

```

3.C

```

64 else if (clear) begin // display "CLEAR" on HEX5 to HEX1, "0" on HEX0
65   HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero;
66 end
67 else if (~full & ~clear) begin // turns off HEX5 to HEX2, decimal count on HEX1 and HEX0
68   case (count)
69     5'b00000: begin
70       HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero;
71     end
72     5'b00001: begin
73       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = one;
74     end
75     5'b00010: begin
76       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = two;
77     end
78     5'b00011: begin
79       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = three;
80     end
81     5'b00100: begin
82       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = four;
83     end
84     5'b00101: begin
85       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = five;
86     end
87     5'b00110: begin
88       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = six;
89     end
90     5'b00111: begin
91       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = seven;
92     end
93     5'b01000: begin
94       HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = eight;

```

3.D

```

95 end
96 5'b01001: begin
97   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = zero; HEX0 = nine;
98 end
99 5'b01010: begin
100   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = zero;
101 end
102 5'b01011: begin
103   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = one;
104 end
105 5'b01100: begin
106   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = two;
107 end
108 5'b01101: begin
109   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = three;
110 end
111 5'b01110: begin
112   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = four;
113 end
114 5'b01111: begin
115   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = five;
116 end
117 5'b10000: begin
118   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = six;
119 end
120 5'b10001: begin
121   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = seven;
122 end
123 5'b10010: begin
124   HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = eight;
125 end

```

3.E

```

126         5'b10011: begin
127             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = one; HEX0 = nine;
128         end
129         5'b10100: begin
130             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = two; HEX0 = zero;
131         end
132         5'b10101: begin
133             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = two; HEX0 = one;
134         end
135         5'b10110: begin
136             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = two; HEX0 = two;
137         end
138         5'b10111: begin
139             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = two; HEX0 = three;
140         end
141         5'b11000: begin
142             HEX5 = n; HEX4 = n; HEX3 = n; HEX2 = n; HEX1 = two; HEX0 = four;
143         end
144         5'b11001: begin
145             HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = two; HEX0 = five;
146         end
147         default: begin
148             HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero;
149         end
150     endcase
151 end
152 else begin // default setting as "CLEAR0"
153     HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero;
154 end
155 end
156 endmodule

```

4.A

```

1 // Cynthia Li
2 // 4/12/2021
3 // EE 371
4 // Lab1 Task #4
5
6 // DE1_SoC is the top entity module that specifies the I/Os of DE-1 SoC board and simulates
7 // a single entry parking lot with a default 5 maximum capacity. It has a 50MHz CLOCK_50 as
8 // input, and six 7-bit output HEX5 to HEX0 and 34-bit output GPIO_0. It takes three inputs
9 // from GPIO_0, outputs to 2 LED light on the breadboard by GPIO_0. HEX1 and HEX0 will display
10 // the decimal count of cars in the parking lot, HEX5 to HEX2(HEX1) will display whether the
11 // parking lot is full or clear as "FULL" and "CLEAR"
12 module DE1_SoC #(MAX = 5'b00101) (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0);
13     input logic CLOCK_50; // 50MHz clock.
14     output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
15     inout logic [33:0] GPIO_0;
16
17     // assign GPIO_0[26] (left LED) to GPIO_0[14] (left switch (a))
18     assign GPIO_0[26] = GPIO_0[14];
19     // assign GPIO_0[27] (right LED) to GPIO_0[18] (right switch (b))
20     assign GPIO_0[27] = GPIO_0[18];
21
22     logic exit, enter;
23     logic full, clear;
24     logic [4:0] count;
25
26     // gate takes input a, b, reset from left, right and middle switch on the breadboard. It outputs
27     // the car's enter/exit status to enter and exit.
28     gate parking (.reset(GPIO_0[10]), .clk(CLOCK_50), .a(GPIO_0[14]), .b(GPIO_0[18]), .enter, .exit);
29
30     // counter count_cars takes input reset from middle switch the breadboard and input enter and exit
31     // from the output of gate; it outputs 5-bit value to count, and update parking lot's full and
32     // clear status to full and clear.
33     counter #(MAX) count_cars (.reset(GPIO_0[10]), .clk(CLOCK_50), .inc(enter), .dec(exit),
34     .count, .full, .clear);
35

```

4.B

```

36 // display occupancy_display takes input reset from the middle switch on the breadboard, 5-bit input
37 // count from counter count_cars, input full and clear from count_cars; it outputs the decimal
38 // occupancy to HEX1 and HEX0, and outputs full and clear status to HEX5 to HEX2(HEX1)
39 display occupancy_display (.reset(GPIO_0[10]), .count, .full, .clear,
40 .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
41 endmodule
42
43
44 module DE1_SoC_testbench();
45
46     logic CLOCK_50; // 50MHz clock.
47     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
48     wire [33:0] GPIO_0;
49
50     DE1_SoC dut (.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0);
51
52     // Set up the clock.
53     parameter CLOCK_PERIOD=100;
54     initial begin
55         CLOCK_50 <= 0;
56         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
57     end
58
59     logic [2:0] SW;
60     logic [1:0] LEDR;
61
62     assign GPIO_0[10] = SW[2];
63     assign GPIO_0[14] = SW[1];
64     assign GPIO_0[18] = SW[0];
65
66     assign LEDR[1] = GPIO_0[26];
67     assign LEDR[0] = GPIO_0[27];
68

```

4.C

```

69 initial begin
70     SW[2] <= 1; @ (posedge CLOCK_50);
71     SW[2] <= 0; @ (posedge CLOCK_50);
72     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50);
73     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
74     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
75     SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
76     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "CLEAR0"
77
78     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
79     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
80     SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
81     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////01"
82
83     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
84     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
85     SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
86     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////02"
87
88     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
89     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
90     SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
91     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////03"
92
93     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
94     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
95     SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
96     SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////04"
97
98     SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
99     SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
100    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
101    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "FULL05" (reach max)
102

```

4.D

```

103    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
104    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
105    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
106    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "FULL05" (stay max)
107
108    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50);
109    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
110    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
111    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
112    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////04"
113
114    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
115    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
116    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
117    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////03"
118
119    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
120    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
121    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
122    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////02"
123
124    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
125    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
126    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
127    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "////01"
128
129    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
130    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
131    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
132    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "CLEAR0" (reach 0)
133
134    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
135    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
136    SW[1] <= 1; SW[0] <= 0; @ (posedge CLOCK_50);
137    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50); // "CLEAR0" (stay 0)
138

```

4.E

```

138
139    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
140    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50);
141    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
142    SW[1] <= 1; SW[0] <= 1; @ (posedge CLOCK_50);
143    SW[1] <= 0; SW[0] <= 1; @ (posedge CLOCK_50);
144    SW[1] <= 0; SW[0] <= 0; @ (posedge CLOCK_50);
145    $stop; // End the simulation.
146 end
147 endmodule

```