

Verilog Assignment

- Continuous Assignment (Data flow Design)
- Procedural Assignment (Behavioral Design)
 - Blocking Assignment '='
 - Nonblocking Assignment '<='



Verilog Assignments

- Continuous Assignment (Dataflow Design)
 - LHS must be wire
- Procedural Assignment (Behavioral Design)
 - within always block
 - LHS must be reg

```
module some circuit (
         // inputs and outputs
     );
          LHS
                       RHS
    assign x = (a \& b)
                                      Continuous
    always @(*)
    begin
                     RHS
         LHS
                                      Procedural
         y = (a \& b)
    end
 endmodule
                    baiyh@sustech.edu.cn
```



Procedural Assignments

- Blocking assignment (=):
 - Executes sequentially, causing the next assignment to wait until the current assignment is completed.
- Nonblocking assignment (<=):
 - Executes concurrently, allowing multiple assignments to happen simultaneously without waiting for each other.

```
module some circuit (
                                        module some circuit (
         // inputs and outputs
                                                 // inputs and outputs
     );
                                             );
    always @(*)
                                             always @(*)
    begin
                                             begin
             Blocking Assignment
                                                    Nonblocking Assignment
         y = (a \& b) | c;
                                                 y \le (a \& b) | c;
    end
                                             end
 endmodule
                                baiyh@sustech.edu.cnendmodule
```




Combinational logic + blocking



```
// Blocking assignments
always @(a, b, c)
begin
    x = a;
    x = x b;
    x = x | c;
end
```

The order matters!








Combinational logic + nonblocking



non sense circuit should not design like that






Sequential logic + blocking



```
// Blocking assignment
always @(posedge clk)
begin
    Q1 = D;
    Q2 = Q1;
end
```

You must change code order to make it working properly






Sequential logic + nonblocking



```
// Nonblocking assignment
always @(posedge clk)
begin
    Q1 <= D;
    Q2 <= Q1;
end</pre>
```

shift register with 2 cascade DFFs the order doesn't matter





Assignment suggestions

- Blocking assignments for combinational logic
 - continuous assignment
 - within always @(*) blocks.
- Nonblocking assignments for sequential logic
 - within always @(posedge clk)
 - or always @(negedge clk) blocks
- Don't mix blocking and nonblocking together within same always block