

# Computer Organization


Lab14 Cache

Performance






- > Cache: Types and Performance
  - ➤ Direct Mapped Cache
  - > Fully Associative Cache
  - N-way Set Associative Cache



- > To achive better cache performance
  - Suggestions on prgramming
- Vivado suggestion (optional)



# 3 types of Cache



#### > N-way Set Associative

- > each set contains **n** entries
- > Block number determines which set
- Search all entries in a given set at once
- ➤ n comparators(less expensive)

#### Direct Mapped

- a given block only mapped to 1 cache entry
- > search 1 entry at once
- ➤ 1 comparator(least expensive)

#### > Full Associative


- > allow a given block to go in **any** cache entry
- > requires all entries to be searched at once
- comparator per entry(most expensive)




# 'Data Cache Simulator' of Rars


- 1. Open an assembly source file in Rars(a Simulator on RISC-V)
- rars\_27a7c1f

- > 2. Assemble the asm file.
- > 3. Open 'Data Cache Simulator' of 'Tools'



- > 4. Set the 'Cache Organization' of 'Data Cache Simulator'
- > 5. Click 'Connect to Program' in left bottom of 'Data Cache Simulator'
- > 6. Run the current program





				data cache performan		
		Cac	one O	ganization		
Placement Policy Direct		t Mapping 🔻		Number of blocks	8	
Block Replacer	ment Policy	LRU	-	Cache block size (words)	4	
Set size (blocks)		[	1 🔻	Cache size (bytes)	128	
		Cac	he Pe	rformance		
Memory Access Count Cache Hit Count Cache Miss Count Cache Hit Rate		75 25		Cache Block Table		
				(block 0 at top)		
				= empty		
				= hit		
				= miss		
			Runti	me Log		
✓ Enabled	100) address	0x0000018	c (t	0003 HIT ag 0x00000003) block range 0003 HIT	: 0-0	
	(					

Tools Help
Digital Lab Sim

Instruction Statistics
Instruction/Memory Dump

Instruction Counter

Data Cache Simulator

Bitmap Display BHT Simulator

Timer Tool

Memory Reference Visualization


Floating Point Representation


Keyboard and Display MMIO Simulator

### Set the 'Cache Organization' of 'Data Cache Simulator'

Here are settings on different 'Cache Organization', the 'Cache block size(word)' are assumed to be 1

#### For a cache with 8 blocks







# Direct Mapped Cache performance

.data array: .word 1,1,1 tmp: .word 0: 100 .text la t0, array li t1, 25 loop: lw t3, 0(t0) lw t4, 4(t0) lw t5, 8(t0) add t2, t3, t4 add t2, t2, t5 sw t2, 12(t0) addi t0, t0, 16 addi t1, t1, -1 bgtz t1, loop li a7, 10 ecall


512Byte = 32 Blocks \* 4 words/every block \* 4 Bytes/every word > There are totally 25 miss and 75 hit in 100 accessing, cache hit rate is **75%**. **512Byte** = 16 Blocks \* 8 words/every block \* 4 Bytes/every word > There are totally 13 miss and 87 hit in 100 accessing, cache hit rate is 87%.

--> Here **bigger** size of **cache block** lead to **higer cache hit rate**.



# Direct Mapped Cache continued

```
.data
      blk0: .word 1:32
      blk1: .word 0:32
.text
      add t0,x0,x0
      add s0,x0,x0
      addi t1,x0,32
      la t5, blk0
      la t6, blk1
loop:
      Iw t2,0(t5)
      add t2,t2,t0
      sll t2,t2,s0
      sw t2,0(t6)
      addi t0,t0,4
      addi t5,t5,4
      addi t6,t6,4
      addi s0,s0,1
      bne s0,t1,loop
      li a7,10
      ecall
```



Tips: "la t5,blk0", "la t6,blk1" used here are pseudo instructions provide by Rars

Q1. While running the demo on the RISC-V CPU simulator(Rars), How many time of memory access?

Q2. While there is a **Direct Map Cache(size: 128Byte)** work with the CPU, what's the cache hit rate on the following settings?

#### Feature1)

ByteOffset: 2 bit-width index: 5 bit-width

#### Feature2)

ByteOffset: 4 bit-width index: 3 bit-width




# Direct Mapped Cache continued

```
.data
      blk0: .word 1:32
      blk1: .word 0:32
.text
      add t0,x0,x0
      add s0,x0,x0
      addi t1,x0,32
      la t5, blk0
      la t6, blk1
loop:
      Iw t2,0(t5)
      add t2,t2,t0
      sll t2,t2,s0
      sw t2,0(t6)
      addi t0,t0,4
      addi t5,t5,4
      addi t6,t6,4
      addi s0,s0,1
      bne s0,t1,loop
      li a7.10
      ecall
```

# Direct Map Cache size: 128Byte Feature1) ByteOffset: 2 bit-width Index: 5 bit-width cache hit rate is 0!!

Would wider the size of cache block bring better cache hit rate?





# Direct Mapped Cache continued

```
.data
      blk0: .word 1:32
      blk1: .word 0:32
.text
      add t0,x0,x0
      add s0,x0,x0
      addi t1,x0,32
     la t5, blk0
      la t6, blk1
loop:
      Iw t2,0(t5)
      add t2,t2,t0
      sll t2,t2,s0
      sw t2,0(t6)
      addi t0,t0,4
      addi t5,t5,4
      addi t6,t6,4
      addi s0,s0,1
      bne s0,t1,loop
      li a7,10
      ecall
```

**Direct Map Cache** size: 128Byte Feature2) **ByteOffset:** 4 bit-width Index: 3 bit-width cache hit rate is 0!! Would wider the size of cache block bring better cache hit rate?

Simulate	and illustrate	data cache performa	nce
	Cache	Organization	
Placement Policy Direct	t Mapping	Number of blocks	8
Block Replacement Police	cy LRU -	Cache block size (words)	4 ▼
Set size (blocks)	1 -	Cache size (bytes)	128
	Cache I	Performance	
Memory Access Count	6	4 Cache Block Table	
Cache Hit Count		0 (block 0 at top)	
Cache Miss Count	6		
Cache Hit Rate	0%	= hit	



# **Fully associative Cache**

```
.data
      blk0: .word 1:32
      blk1: .word 0:32
.text
      add t0,x0,x0
      add s0,x0,x0
      addi t1,x0,32
      la t5, blk0
      la t6. blk1
loop:
      Iw t2,0(t5)
      add t2,t2,t0
      sll t2,t2,s0
      sw t2,0(t6)
      addi t0,t0,4
      addi t5,t5,4
      addi t6,t6,4
      addi s0,s0.1
      bne s0,t1,loop
      li a7,10
      ecall
```

- > Fully associative Cache
  - > Allow a given block to go in ANY cache entry
  - Requires all entries to be searched at once
  - Comparator per entry

Q1. While there is a **Fully associative Cache(size: 128Byte)** work with the CPU, what's the cache hit rate on the following settings?

Feature1(cache size: 128B)

ByteOffset 2 bit-width

Feature2(cache size: 128B)

ByteOffset 4 bit-width

Tips: 'index' is meaningless in fully associative cache



# Fully associative Cache continued

```
.data
      blk0: .word 1:32
      blk1: .word 0:32
.text
      add t0,x0,x0
      add s0,x0,x0
      addi t1,x0,32
      la t5, blk0
      la t6, blk1
loop:
      Iw t2,0(t5)
      add t2,t2,t0
      sll t2,t2,s0
      sw t2,0(t6)
      addi t0,t0,4
      addi t5.t5.4
      addi t6,t6,4
      addi s0,s0,1
      bne s0,t1,loop
      li a7,10
      ecall
```

Would Fully associative cache bings higher cache hit rate?

#### **Fully associative Cache**


size: 128Byte

Feature1)

ByteOffset: 2 bit-width

cache hit rate is 0!!

Would wider the size of cache block bring better cache hit rate in the cache?





# Fully associative Cache continued

.data blk0: .word 1:32 blk1: .word 0:32 .text add t0,x0,x0 add s0,x0,x0 addi t1,x0,32 la t5, blk0 la t6, blk1 loop: Iw t2,0(t5)add t2,t2,t0 sll t2,t2,s0 sw t2,0(t6)addi t0,t0,4 addi t5,t5,4 addi t6,t6,4 addi s0,s0,1 bne s0,t1,loop li a7,10 ecall

Would Fully associative cache bings higher cache hit rate?

#### **Fully associative Cache**


size: 128Byte

Feature1)

ByteOffset: 4 bit-width

cache hit rate is 94%!!

Would wider the size of cache block bring better cache hit rate in the cache?






# N-way Set Associative Cache

- ➤ N-way set associative Cache
  - > Each set contains n entries
  - ➤ Block number determines which set
    - ➤ (Block number) modulo (#sets in cache)
  - > Search all entries in a given set at once
  - n comparators

Feature1 (128B, 2-way)		Feature2(128B, 2-way)		
ByteOffset	2 bit-width	ByteOffset	4 bit-width	
set Index	4 bit-width	set Index	2 bit-width	



Fully associative <- N-way Set associative -> Direct Mapping



# N-way Set Associative Cache continued

2-way set associative cache: 'Set size' is 2(There are 2 blocks in a set)

.data blk0: .word 1:32 blk1: .word 0:32 .text add t0,x0,x0 add s0,x0,x0 addi t1,x0,32 la t5, blk0 la t6, blk1 loop: Iw t2,0(t5)add t2,t2,t0 sll t2,t2,s0 sw t2,0(t6)addi t0,t0,4 addi t5,t5,4 addi t6,t6,4 addi s0,s0,1 bne s0,t1,loop li a7.10 ecall

#### **N-way set associative Cache**

size: 128Byte

Feature1)


2-way set associative


ByteOffset: 2 bit-width

set Index: 4 bit-width

cache hit rate is 0%!!

Would wider the size of cache block bring better cache hit rate in the cache?





# N-way Set Associative Cache continued

2-way set associative cache: Set size is 2(There are 2 blocks in a set)

.data blk0: .word 1:32 blk1: .word 0:32 .text add t0,x0,x0 add s0,x0,x0 addi t1,x0,32 la t5, blk0 la t6, blk1 loop: Iw t2,0(t5)add t2,t2,t0 sll t2,t2,s0 sw t2,0(t6)addi t0,t0,4 addi t5,t5,4 addi t6,t6,4 addi s0,s0,1 bne s0,t1,loop li a7.10 ecall

#### **N-way set associative Cache**

size: 128Byte

Feature2)


2-way set associative


ByteOffset: 4 bit-width

Set Index: 2 bit-width

cache hit rate is 75%!!

Would wider the size of cache block bring better cache hit rate in the cache?





miss

75%


Cache Hit Rate



#### Achive better cache performance by programming

Which one has better cache performance? Demo1 or Demo2? Why?

Demo1 int a[size]; int b[size];




```
.data #Demo1
     blk0: .word 0:32
     blk1: .word 0:32
.text
     add t0,x0,x0
     add s0,x0,x0
     addi t1,x0,32
     la t5, blk0
     la t6, blk1
loop:
     lw t2,0(t5)
     add t2,t2,t0
     srli t2,t2,31
     sw t2,0(t6)
```

```
sili (2,12,31
sw t2,0(t6)
addi t0,t0,4
addi t5,t5,4
addi t6,t6,4
addi s0,s0,1
bne s0,t1,loop
```

ecall

```
Demo2
struct merge{
int a;
int b;
};
struct merge marr[size];
```



```
.data #Demo2
     mblk: .word 0:64
.text
     add t0,x0,x0
     add s0,x0,x0
     addi t1,x0,32
     la t5,mblk
loop:
     lw t2,0(t5)
     add t2,t2,t0
     srli t2,t2,31
    addi t0,t0,4
    addi t5,t5,4
     sw t2,0(t5)
     addi t0,t0,4
     addi s0,s0,1
     bne s0,t1,loop
     li a7,10
     ecall
```

#### Achive better cache performance by programming continued

# # Demo 1 : 1/2 .data blk0: .word 0:32 blk1: .word 0:32 blk2: .word 0:32 .text add t0,x0,x0 add s0,x0,x0 addi t1,x0,32 la t4, blk0 la t5, blk1

# lw t2,0(t4)

add t2,t2,t0 srli t2,t2,31

#### sw t2,0(t5)

addi t0,t0,4 addi t4,t4,4 addi t5,t5,4 addi s0,s0,1 bne s0,t1, loop

#### # Demo 1: 2/2

add t0,x0,x0 add s0,x0,x0 la t4, blk0 la t6, blk2

#### loop2:

lw t2,0(t4)

add t2,t2,t0 srli t2,t2,31

#### sw t2,0(t6)

addi t0,t0,4 addi t4,t4,4 addi t6,t6,4 addi s0,s0,1 bne s0,t1,loop2

li a7,10 ecall

# <----Demo1 for(i=0;i<size;i++) B[i] = A[i]; for(i=0;i<size;i++) C[i] = A[i];

```
Demo2---->
for(i=0;i<size;i++){
    B[i] = A[i];
    C[i] = A[i];
}
```

```
# Demo 2 : 1/2

.data

blk0: .word 0:32
blk1: .word 0:32
blk2: .word 0:32

.text

add t0,x0,x0
add s0,x0,x0
addi t1,x0,32

la t4,blk0
la t5,blk1
la t6,blk2
```

```
loop:
      lw t2,0(t4)
      add t2,t2,t0
      srli t2,t2,31
      sw t2,0(t5)
      sw t2,0(t6)
      addi t0,t0,4
      addi t4,t4,4
      addi t5.t5.4
      addi t6,t6,4
      addi s0.s0.1
      bne s0,t1,loop
      li a7,10
      ecall
```

# Demo 2: 2/2

Which one has better cache performance?

Demo1 or Demo2?

Why?



#### Achive better cache performance by programming continued

```
int matrix[2][32];

for( i=0;i<2;i++){
    for( int j=0;j<32;j++ )
        matrix[i][j] = (i*32+j)*4;
}</pre>
```


Which one has better cache performance? Demo1 on page18 or Demo2 on page19? Why?

```
.data #Demo1: 1/3
# 32*2 word (rows: 2, columns: 32)
matrix: .space 256


.macro getindex(%ans,%i,%j)
    slli %ans,%i,complete here
    add %ans,%ans,%j
    slli %ans,%ans,complete here
.end_macro
```

```
#Demo1: 2/3
.text
addi t0,x0,0 #i
addi s0,x0,2

addi t1,x0,0 #j
addi s1,x0,32
la t6, matrix
```



loopiend: li a7,10 ecall





#### Achive better cache performance by programming continued

```
int matrix[2][32];

for( j=0;j<32;i++ ){
    for( int i=0;i<2;j++ )
        matrix[i][j] = (i*32+j)*4;
}</pre>
```


Which one has better cache performance? Demo1 on page18 or Demo2 on page19? Why?

```
.data #Demo2: 1/3
# 32*2 word (rows: 2, columns: 32)
matrix: .space 256

.macro getindex(%ans,%i,%j)
    slli %ans,%i,complete here
    add %ans,%ans,%j
    slli %ans,%ans,complete here
.end macro
```

```
#Demo2: 2/3
.text
addi t0,x0,0 #i
addi s0,x0,2


addi t1,x0,0 #j
addi s1,x0,32
la t6, matrix
```



loopjend:

li a7,10

ecall



0x00000000 (.data)

✓ Hexadecimal Addresses ✓ Hexadecimal Values 
☐ ASCII



Q1. Complete the code for page 18 and page 19.

Q2. Choose any of these three questions(on page16, page17, page18/page19), answer the questoin and using the simulator('Data Cache Simulator' of 'Rars') to verify your conclusion through simulation.

NOTE: you are suggested to use the specified 4-way associate cache (cache block size is 2word, cache size 128bytes).

- 2-1: Please determine the offset, index, and tag bit widths in the 32-bit address.
- 2-2: Complete the relevant configuration in Rars' cache simulation tool and verify your conclusion through simulation.



#### Vivado suggestion-increamental Implement

#### > Incremental implementation in vivado:

The incremental implementation in Vivado will reuse existing layout and wiring data to shorten runtime and generate predictable results. When the design has a similarity of over 95%, the running time of incremental layout cabling will be reduced, otherwise the incremental compiling is not suggested!

- ➤ The incremental implementation in Vivado needs **DCP**(abbreviated as Design CheckPoint)**file**.
  - Dcp file is an encrypted, compressed binary file type that contains complete design information such as instantiation hierarchy, resource usage, temporal analysis data, constraints, and other important information.
  - "xxxxrouted.dcp" file are more frequently applied in incremental implementations.

TIP: After implementation, the dcp file could be found in the "runs\impl\_1" of vivado project direcotry.


名称		类型
nultiplexer74151_routed		Vivado Checkpoint File
nultiplexer74151_placed		Vivado Checkpoint File
multiplexer74151_io_placed.rpt		RPT 文件
runme		文本文档
multiplexer74151.vdi		VDI文件
route_design.pb		PB文件
multiplexer74151_timing_summary_routed.rpt		RPT 文件
place_design.pb		PB文件
opt_design.pb		PB文件
multiplexer74151_power_routed.rpx		RPX 文件
multiplexer74151_opt	17	Vivado Checkpoint Fil




#### Vivado suggestion-increamental Implement continued

Increamental implementation steps:

- 1. Do the initial implementation in vivado project to generate the dcp files
- 2. Copy the dcp files to another new directory(such as project/increamental\_compile)
- 3. set the implementation
  3-1: Right click "implementation" in
  "Flow navigator" window, click
  "Implementation Settings" to invoke the
  "Settings" window
- 3-2: In "Settings" window, click "Implementation", click the button on the end of "Increamental compile" to choose the dcp file(in the new directory) as the begin of incremental compile.








#### Vivado suggestion-increamental Implement continued

Increamental implementation steps:

3-3. choose the "xxx\_route.dcp" file in the new directory(see step2 on last page) as the begin of incremental compile.

NOTE: DONOT use the "xxx\_route.dcp" in "runs\impl\_x" directory because the file would be updated durning the implementation.



4. do the implementation.

NOTE: Only the updated code's similarity is over 95%, the running time of incremental implementation would be reduced, otherwise incremental implementation is not suggested.