
Module : 'full_adder'

Input files:

ABEL PLA file : full_adder_lb7.tt3

Device library : P22V10GC.dev

Output files:

Report file : full_adder_lb7.rpt

Programmer load file : full_adder_lb7.jed



P22V10GC Programmed Logic:

```
sum  = ( a & b & carry_in
      # !a & !b & carry_in
      # !a & b & !carry_in
      # a & !b & !carry_in );
```


```
carry_out = ( a & b
              # a & carry_in
              # b & carry_in );
```



P22V10GC Chip Diagram: (PLCC package)

P22V10GC

c
a
r
r
y
—



SIGNATURE: N/A




Page 4

ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Mar 29 15:45:26 2023

P22V10GC Chip Diagram: (SSOP package)

P22V10GC



=====

Signal	Pin	Terms	Terms	Terms
Name	Assigned	Used	Max	Unused
sum	27	4	8	4
carry_out	26	3	10	7

==== List of Inputs/Feedbacks ====

Signal Name	Pin	Pin Type
a	3	INPUT
b	4	INPUT
carry_in	5	INPUT



P22V10GC Unused Resources:

Pin Number	Pin Type	Product Terms	Flip-flop Type
6	INPUT	-	-
7	INPUT	-	-
9	INPUT	-	-
10	INPUT	-	-
11	INPUT	-	-
12	INPUT	-	-
13	INPUT	-	-
16	INPUT	-	-
17	BIDIR	NORMAL 8	D
18	BIDIR	NORMAL 10	D
19	BIDIR	NORMAL 12	D
20	BIDIR	NORMAL 14	D
21	BIDIR	NORMAL 16	D
23	BIDIR	NORMAL 16	D
24	BIDIR	NORMAL 14	D
25	BIDIR	NORMAL 12	D