Command line: map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial

#### Design Information

```
dds_improved_dds_improved_ngd -o dds_improved_dds_improved_map.ncd -pr
      dds_improved_dds_improved.prf -mp dds_improved_dds_improved.mrp
      C:/Users/userESD/Desktop/lab_11/lab_10/lattice/dds_improved.lpf -c 0 -gui
Target Vendor: LATTICE
Target Device: LCMXO3L-6900CCABGA256
Target Performance: 5
Mapper: xo3c00a, version: Diamond (64-bit) 3.12.1.454
Mapped on: 05/03/23 15:59:50
Design Summary
                               49 out of 7485 (1%)
   Number of registers:
       PFU registers: 35 out of 6864 (1%)
PIO registers: 14 out of 621 (2%)
      ## To Teglsters. 14 out of 3432 (4%)

SLICEs as Logic/ROM: 123 out of 3432 (4%)

SLICEs as RAM: 0 out of 2574 (0%)

SLICEs as Carry: 41 out of 3432 (1%)
   Number of SLICEs:
                             239 out of 6864 (3%)
   Number of LUT4s: 239 out
Number used as logic LUTs:
                                             157
       Number used as distributed RAM:
       Number used as ripple logic:
       Number used as shift registers:
                                                0
   Number of PIO sites used: 27 + 4(JTAG) out of 207 (15%)
   Number of block RAMs: 0 out of 26 (0%)
   Number of GSRs:
                              1 out of 1 (100%)
   EFB used :
                        No
   JTAG used :
                        No
   Readback used :
   Oscillator used : No
   Startup used : No
                        On
   Bandgap :
                       On
   Number of Power Controller: 0 out of 1 (0%)
Number of Dynamic Bank Controller (BCINRD): 0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO): 0 out of 1 (0%)
   Number of DCCA: 0 out of 8 (0%)
   Number of DCMA: 0 out of 2 (0%)
    Number of PLLs: 0 out of 2 (0%)
   Number of DQSDLLs: 0 out of 2 (0%)
Number of CLKDIVC: 0 out of 4 (0%)
   Number of ECLKSYNCA: 0 out of 4 (0%)
    Number of ECLKBRIDGECS: 0 out of 2 (0%)
       1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
      distributed RAMs) + 2*(Number of ripple logic)
       2. Number of logic LUT4s does not include count of distributed RAM and
      ripple logic.
   Number of clocks: 2
      Net clk c: 36 loads, 36 rising, 0 falling (Driver: PIO clk )
      Net edge_det/unl_present_state_1_0_a3: 1 loads, 1 rising, 0 falling
      (Driver: edge_det/un1_present_state_1_0_a3 )
   Number of Clock Enables: 2
      Net N_16_i: 17 loads, 3 LSLICEs
Net phase_accum/N_122_i: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net reset bar c merged into GSR: 22
   Number of LSRs: 4
      Net phase_accum/up_down: 1 loads, 1 LSLICEs
      Net phase_accum/N_39: 1 loads, 1 LSLICEs
Net edge_det/un1_present_state_1_0_a3: 1 loads, 1 LSLICEs
      Net edge_det/N_15_i: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers: 0 Top 10 highest fanout non-clock nets:
      Net address[5]: 51 loads
      Net address[2]: 49 loads
      Net address[3]: 49 loads
      Net address[1]: 45 loads
      Net address[6]: 32 loads
      Net phase_accum/up_down: 30 loads
      Net phase_accum/unl_cnt_1 sqmuxa_1: 25 loads
Net phase_accum/cnt_2_sqmuxa: 19 loads
Net phase_accum/N_49: 18 loads
      Net address[4]: 17 loads
   Number of warnings: 1
   Number of errors:
```

## Design Errors/Warnings

WARNING - map: Using local reset signal 'reset\_bar\_c' to infer global GSR net.

# IO (PIO) Attributes

IO Name	Direction	Levelmode   IO_TYPE	
dac_sine_value[0]	OUTPUT	LVCMOS25	 
clk	INPUT	LVCMOS25	     

1			
	OUTPUT	LVCMOS25	 
dac_sine_value[7]	OUTPUT	LVCMOS25	 
dac_sine_value[6]	+   OUTPUT +	LVCMOS25	
		LVCMOS25	
dac_sine_value[4]	OUTPUT	LVCMOS25	
+	+	+	++
dac_sine_value[3]	OUTPUT	LVCMOS25	
dac_sine_value[2]	OUTPUT	LVCMOS25	 
dac_sine_value[1]	OUTPUT	LVCMOS25	
•	INPUT	LVCMOS25	
freq_val[13]	INPUT		IN
	INPUT	LVCMOS25	IN
freq_val[11]	INPUT	LVCMOS25	IN
freq_val[10]	INPUT		IN
	INPUT	LVCMOS25	IN
freq_val[8]	INPUT		IN
	INPUT	LVCMOS25	IN
'	INPUT	LVCMOS25	IN
freq_val[5]	INPUT	LVCMOS25	IN
'	INPUT	LVCMOS25	IN
freq_val[3]	INPUT	LVCMOS25	IN
'	INPUT	LVCMOS25	IN
•	INPUT	LVCMOS25	IN
'	INPUT	LVCMOS25	IN
reset_bar	INPUT	LVCMOS25	
T	т	r	

| INPUT

| LVCMOS25 |

## Removed logic

- Block VCC undriven or does not drive anything clipped.
- Block GND undriven or does not drive anything clipped.
- Block edge det/GND undriven or does not drive anything clipped.
- Block frequency\_reg/GND undriven or does not drive anything clipped. Block frequency\_reg/VCC undriven or does not drive anything clipped.
- Block phase\_accumulator\_fsm/GND undriven or does not drive anything clipped. Block phase\_accumulator\_fsm/VCC undriven or does not drive anything - clipped.
- Block sin\_table/GND undriven or does not drive anything clipped. Block sin\_table/VCC undriven or does not drive anything clipped.
- Block adder\_subtractor/VCC undriven or does not drive anything clipped.
- Signal reset\_bar\_c\_i was merged into signal reset\_bar\_c
- Signal phase\_accum/GND undriven or does not drive anything clipped.
- Signal adder\_subtractor/GND undriven or does not drive anything clipped.
- Signal VCC undriven or does not drive anything clipped.
- ${\tt Signal\ phase\_accum/un6\_cnt\_compare\_s\_15\_0\_S1\ undriven\ or\ does\ not\ drive\ anything}$ - clipped.
- Signal phase\_accum/un6\_cnt\_compare\_s\_15\_0\_COUT undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_0\_0\_S1 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_0\_0\_S0 undriven or does not drive anything - clipped.
- Signal phase\_accum/ $N_3$  undriven or does not drive anything clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_1\_0\_S1 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_1\_0\_S0 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_3\_0\_S1 undriven or does not drive anything - clipped.
- ${\tt Signal\ phase\_accum/un17\_cnt\_compare\_cry\_3\_0\_S0\ undriven\ or\ does\ not\ drive}$ anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_5\_0\_S1 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_5\_0\_S0 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_7\_0\_S1 undriven or does not drive anything - clipped.
- ${\tt Signal\ phase\_accum/un17\_cnt\_compare\_cry\_7\_0\_S0\ undriven\ or\ does\ not\ drive}$ anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_9\_0\_S1 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_9\_0\_S0 undriven or does not drive anything - clipped. Signal phase\_accum/un17\_cnt\_compare\_cry\_11\_0\_S1 undriven or does not drive
- anything clipped. Signal phase\_accum/un17\_cnt\_compare\_cry\_11\_0\_S0 undriven or does not drive
- anything clipped. Signal phase\_accum/un17\_cnt\_compare\_cry\_13\_0\_S1 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_cry\_13\_0\_S0 undriven or does not drive anything - clipped.
- Signal phase\_accum/un17\_cnt\_compare\_s\_15\_0\_S1 undriven or does not drive anything - clipped

```
Signal phase_accum/un17_cnt_compare_s_15_0_COUT undriven or does not drive
     anything - clipped.
{\tt Signal\ phase\_accum/un10\_leftover\_cry\_0\_0\_S1\ undriven\ or\ does\ not\ drive\ anything}
        clipped.
Signal phase_accum/un10_leftover_cry_0_0_S0 undriven or does not drive anything
        clipped.
Signal phase_accum/N_4 undriven or does not drive anything - clipped.
Signal phase_accum/un10_leftover_s_15_0_S1 undriven or does not drive anything -
{\tt Signal\ phase\_accum/un10\_leftover\_s\_15\_0\_COUT\ undriven\ or\ does\ not\ drive\ anything}
     - clipped.
Signal phase_accum/un1_cnt_compare_inv_1_0_cry_0_0_S0 undriven or does not drive
     anything - clipped.
Signal phase_accum/N_5 undriven or does not drive anything - clipped. Signal phase_accum/un1_cnt_compare_inv_1_0_s_15_0_S1 undriven or does not drive
     anything - clipped.
{\tt Signal~phase\_accum/un1\_cnt\_compare\_inv\_1\_0\_s\_15\_0\_COUT~undriven~or~does~not}
     drive anything - clipped.
Signal phase_accum/un6_cnt_compare_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal phase accum/un6 cnt compare cry 0 0 S0 undriven or does not drive
     anything - clipped.
Signal phase_accum/N_1 undriven or does not drive anything - clipped.
{\tt Signal\ adder\_subtractor/outputVec\_cry\_0\_0\_S1\ undriven\ or\ does\ not\ drive\ anything}
```

Signal adder\_subtractor/outputVec\_cry\_0\_0\_S0 undriven or does not drive anything

 ${\tt Signal\ adder\_subtractor/N\_1\ undriven\ or\ does\ not\ drive\ anything\ -\ clipped.}$ Signal adder\_subtractor/outputVec\_s\_7\_0\_S1 undriven or does not drive anything - ${\tt Signal\ adder\_subtractor/outputVec\_s\_7\_0\_COUT\ undriven\ or\ does\ not\ drive\ anything}$ 

- clipped.

- clipped.

- clipped.

Block reset\_bar\_pad\_RNIBK19 was optimized away. Block phase\_accum/GND was optimized away. Block adder subtractor/GND was optimized away.

#### GSR Usage

GSR Component:

The local reset signal 'reset\_bar\_c' of the design has been inferred as Global Set Reset (GSR). The reset signal used for GSR control is 'reset\_bar\_c'.

GSR Property:

The design components with GSR property set to ENABLED will respond to global set reset while the components with GSR property set to DISABLED will

## Run Time and Memory Usage

Total CPU Time: 0 secs Total REAL Time: 0 secs Peak Memory Usage: 60 MB

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.

Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.

Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.