```
#Build: Synplify Pro (R) S-2021.09-SP2, Build 244R, Jun 1 2022
#install: C:\Synopsys\fpga_S-2021.09-SP2
#OS: Windows 10 or later
#Hostname: DESKTOP-1LR5K5T
# Thu Nov 30 16:14:49 2023
#Implementation: rev_1
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Symplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation: rev 1
Synopsys HDL Compiler, Version comp202109syn, Build 243R, Built Jun 1 2022 05:18:42, @
@N: : | Running in 64-bit mode
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation : rev_1
Synopsys VHDL Compiler, Version comp202109syn, Build 243R, Built Jun 1 2022 05:18:42, @
@N: : | Running in 64-bit mode
@N: : RF.vhd(26) | Top entity is set to RF.
0N:CD140:
                Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\src\ALU.vhd'
                Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\src\EX_WBreq Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\src\EXECUTE_
@N:CD140 :
@N:CD140:
                Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\src\IB.vhd'.
@N:CD140:
                Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU Beta\src\IB FWDre
@N:CD140:
                Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU Beta\src\ID EXrec
@N:CD140 :
              Using the VHDL 1993 Standard for file 'C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\src\RF.vhd'
@N:CD140 :
VHDL syntax check successful!
\texttt{@N:} \underline{\texttt{CD630}} \; : \; \underline{\texttt{RF.vhd(26)}} \; \mid \; \texttt{Synthesizing work.rf.behavioral.}
@W:<u>CD434</u> : <u>RF.vhd(82)</u> |
                            Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are reference
@W:CG296 : RF.vhd(82) | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the
@W:CG290 : RF.vhd(170) | Referenced variable valid_instruction_in_wb is not in sensitivity list.
@W:CG290 : RF.vhd(115) | Referenced variable valid_instruction_in is not in sensitivity list.
@W:CG290 : RF.vhd(170)
                             Referenced variable hold is not in sensitivity list.
@W:CG290 : RF.vhd(106)
                             Referenced variable ib_empty is not in sensitivity list.
Post processing for work.rf.behavioral
Running optimization stage 1 on RF .....
@A:<u>CL109</u> : <u>RF.vhd(170)</u>
                             Too many clocks (> 8) for set/reset analysis of reg_B, try moving enabling expressions outside process
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg B(127 downto 0); possible missing assignment in an if or case statement.
@A:CL109 : RF.vhd(170)
                             Too many clocks (> 8) for set/reset analysis of reg_A, try moving enabling expressions outside process
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_A(127 downto 0); possible missing assignment in an if or case statement.
@A:<u>CL109</u> : <u>RF.vhd(170)</u>
                             Too many clocks (> 8) for set/reset analysis of reg_C, try moving enabling expressions outside process
                             Latch generated from process for signal reg_C(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_31(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_30(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_29(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 :
            RF.vhd(170)
@W:<u>CL117</u>:
            RF.vhd(170)
                             Latch generated from process for signal reg_28(127 downto 0); possible missing assignment in an if or case statement.
                             Latch generated from process for signal reg_27(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_26(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_25(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_24(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_23(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 :
                             Latch generated from process for signal reg_22(127 downto 0); possible missing assignment in an if or case statement.
            RF.vhd(170)
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_21(127 downto 0); possible missing assignment in an if or case statement.
                             Latch generated from process for signal reg_20(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_19(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_18(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_17(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:<u>CL117</u>:
            RF.vhd(170)
@W:CL117 :
                             Latch generated from process for signal reg_16(127 downto 0); possible missing assignment in an if or case statement.
            RF.vhd(170)
@W:<u>CL117</u>:
            RF.vhd(170)
                             Latch generated from process for signal reg_15(127 downto 0); possible missing assignment in an if or case statement.
                             Latch generated from process for signal reg_14(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_13(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_12(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
                             Latch generated from process for signal reg_11(127 downto 0); possible missing assignment in an if or case statement. Latch generated from process for signal reg_10(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 : RF.vhd(170)
```

Latch generated from process for signal reg\_9(127 downto 0); possible missing assignment in an if or case statement.

RF.vhd(170)

@W:<u>CL117</u>:

```
@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_8(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_6(127 downto 0); possible missing assignment in an if or case statement.

@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_6(127 downto 0); possible missing assignment in an if or case statement.
                                                Latch generated from process for signal reg_5(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117 : RF.vhd(170)
                                             Latch generated from process for signal reg 4(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_3(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_2(127 downto 0); possible missing assignment in an if or case statement.
                                              Latch generated from process for signal reg_1(127 downto 0); possible missing assignment in an if or case statement.
@W:CL117 : RF.vhd(170)
@W:CL117: RF.vhd(170) | Latch generated from process for signal reg_0(127 downto 0); possible missing assignment in an if or case statement.
Finished optimization stage 1 on RF (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
Running optimization stage 2 on RF ......
@W:CL246 : RF.vhd(37) | Input port bits 24 to 5 of wb_opcodedata(24 downto 0) are unused. Assign logic for all port bits or change the input port s
@N:CL159 : RF.vhd(35) | Input clk is unused.
Finished optimization stage 2 on RF (CPU Time 0h:00m:02s, Memory Used current: 169MB peak: 170MB)
For a summary of runtime and memory usage per design unit, please see file:
Linked File: <a href="mailto:layer0.rt.csv">layer0.rt.csv</a>
At c vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 170MB)
Process took 0h:00m:03s realtime, 0h:00m:03s cputime
Process completed successfully.
# Thu Nov 30 16:14:52 2023
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Symplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation : rev 1
Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun 1 2022 05:18:42, @
            Running in 64-bit mode
@N:NF107 : rf.vhd(26) | Selected library: work cell: RF view behavioral as top level
@N:NF107 : rf.vhd(26) | Selected library: work cell: RF view behavioral as top level
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Thu Nov 30 16:14:52 2023
For a summary of runtime and memory usage for all design units, please see file:
      _____
Linked File: PMU_comp.rt.csv
@END
At c hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current; 23MB peak; 23MB)
Process took 0h:00m:03s realtime, 0h:00m:03s cputime
Process completed successfully.
# Thu Nov 30 16:14:53 2023
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Symplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation : rev 1
Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun 1 2022 05:18:42, @
             Running in 64-bit mode
\mathbb{N} \cdot \mathbb{N} = \mathbb{N} = \mathbb{N} \cdot \mathbb{N} = \mathbb{N} = \mathbb{N} \times \mathbb{N} = \mathbb{N} = \mathbb{N} = \mathbb{N} \times \mathbb{N} = \mathbb{N} = \mathbb{N} = \mathbb{N} = \mathbb{N} = \mathbb{N} = \mathbb{N} \times \mathbb{N} = \mathbb{N} =
```

```
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Thu Nov 30 16:14:54 2023
Premap Report
# Thu Nov 30 16:14:54 2023
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Symplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation : rev 1
Synopsys Lattice Technology Pre-mapping, Version map202109syn, Build 243R, Built Jun 1 2022 05:17:33, @
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)
Done reading skeleton netlist (Real Time elapsed 0h:00m:00s: CPU Time elapsed 0h:00m:00s: Memory used current: 125MB peak: 131MB)
@A:MF827 : | No constraint file specified.
Linked File: PMU_scck.rpt
See clock summary report "C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\Synplify\rev_1\PMU_scck.rpt"
@N:MF916:
              Option synthesis_strategy=base is enabled.
@N:MF248 :
              Running in 64-bit mode.
@N: MF666 : | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)
Starting HSTDM IP insertion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 205MB peak: 205MB)
Finished HSTDM IP insertion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 205MB peak: 205MB)
Starting clock optimization phase (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 221MB peak: 221MB)
mixed edge conversion for GCC is OFF
Finished clock optimization phase (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 228MB peak: 228MB)
0N:BZ111 :
              Number of ICGs considered for optimization: 0
0N:<u>MT611</u>:
              Automatically generated clock RF reg_0_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
               Automatically generated clock RF reg_l_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              Automatically generated clock RF reg_2_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              Automatically generated clock RF|reg_3_1_sqmuxa_inferred_clock is not used and is being removed
              Automatically generated clock RF|reg_4_1_sqmuxa_inferred_clock is not used and is being removed Automatically generated clock RF|reg_5_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
0N:MT611 :
@N:MT611 :
              Automatically generated clock RF reg_6_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
               Automatically generated clock RF reg_7_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
               Automatically generated clock RF reg_8_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              Automatically generated clock RF reg_9_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              \hbox{Automatically generated clock RF} \Big| \hbox{reg\_10\_1\_sqmuxa\_inferred\_clock is not used and is being removed} \\
              Automatically generated clock RF reg_11_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
@N:<u>MT611</u>:
              Automatically generated clock RF reg_12_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
               Automatically generated clock RF reg_13_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
               Automatically generated clock RF reg_14_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              Automatically generated clock RF | reg_15_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
              {\tt Automatically generated \ clock \ RF | reg\_16\_1\_sqmuxa\_inferred\_clock \ is \ not \ used \ and \ is \ being \ removed}
              Automatically generated clock RF reg_17_1 sqmuxa inferred clock is not used and is being removed Automatically generated clock RF reg_18_1 sqmuxa inferred clock is not used and is being removed
@N:MT611 :
@N:MT611 :
@N:MT611 :
               Automatically generated clock RF reg_19_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
               Automatically generated clock RF reg_20_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611
              Automatically generated clock RF reg_21_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
              {\tt Automatically generated \ clock \ RF | reg\_22\_1\_sqmuxa\_inferred\_clock \ is \ not \ used \ and \ is \ being \ removed}
              Automatically generated clock RF reg_23_1 sqmuxa_inferred_clock is not used and is being removed Automatically generated clock RF reg_24_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
@N:MT611 :
             Automatically generated clock RF reg_25_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
```

At syn nfilter Exit (Real Time elapsed 0h:00m:00s: CPU Time elapsed 0h:00m:00s: Memory used current: 97MB peak: 98MB)

```
@N:MT611 :
                | Automatically generated clock RF|reg_26_1_sqmuxa_inferred_clock is not used and is being removed
                 Automatically generated clock RF reg_27_1 sqmuxa_inferred_clock is not used and is being removed Automatically generated clock RF reg_28_1_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
0N:<u>MT611</u>:
0N:<u>MT611</u>:
                  Automatically generated clock RF reg_29_1_sqmuxa_inferred_clock is not used and is being removed
@N:<u>MT611</u>:
                  Automatically generated clock RF reg_30_1_sqmuxa_inferred_clock is not used and is being removed
@N:<u>MT611</u>:
                  {\tt Automatically generated \ clock \ RF | reg\_31\_1\_sqmuxa\_inferred\_clock \ is \ not \ used \ and \ is \ being \ removed}
@N:MT611 :
                 Automatically generated clock RF reg_C_1_sqmuxa_1_inferred_clock is not used and is being removed Automatically generated clock RF reg_B_1_sqmuxa_3_inferred_clock is not used and is being removed
@N:MT611:
                Automatically generated clock RF reg_A_l_sqmuxa_inferred_clock is not used and is being removed
@N:MT611 :
```

Starting clock optimization report phase (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 225MB peak: 228MB)

mixed edge conversion for GCC is OFF mixed edge conversion for GCC is OFF mixed edge conversion for GCC is OFF mixed edge conversion for GCC is OFF

Finished clock optimization report phase (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 225MB peak: 228MB)

@N:FX1184: | Applying syn allowed resources blockrams=240 on top level netlist RF

Finished netlist restructuring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 225MB peak: 228MB)

## Clock Summary

Level	Start	Requested	Requested	Clock	Clock	Clock
	Clock	Frequency	Period	Type	Group	Load

## Clock Load Summary

\*\*\*\*\*\*

Clock	Clock	Source	Clock Pin	Non-clock Pin	Non-clock Pin
	Load	Pin	Seq Example	Seq Example	Comb Example

@W: NT531: rf.vhd(170) | Found signal identified as System clock which controls 4480 sequential elements including reg\_0\_out[127]. Using this cloc

ICG Latch Removal Summary: Number of ICG latches removed: 0 Number of ICG latches not removed: For details review file gcc\_ICG\_report.rpt

@S | Clock Optimization Summary

#### #### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s) 35 gated/generated clock tree(s) driving 4480 clock pin(s) of sequential element(s) 0 instances converted, 4480 sequential instances remain driven by gated/generated clocks

Clock Tree ID	Driving Element	Drive Element Type	Unconverted Fanout	Sample Instance	Explanation
ClockId 0 0	uclk_reg_0_outor.OUT	or	128	reg_0_out[127]	Derived clock on input (not legal for
ClockId 0 1	uclk_reg_1_outor.OUT	or	128	reg_1_out[127]	Derived clock on input (not legal for
ClockId 0 2	uclk_reg_2_outor.OUT	or	128	reg_2_out[127]	Derived clock on input (not legal for
ClockId 0 3	uclk_reg_3_outor.OUT	or	128	reg_3_out[127]	Derived clock on input (not legal for
ClockId 0 4	uclk_reg_4_outor.OUT	or	128	reg_4_out[127]	Derived clock on input (not legal for
ClockId 0 5	uclk_reg_5_outor.OUT	or	128	reg_5_out[127]	Derived clock on input (not legal for
ClockId 0 6	uclk_reg_6_outor.OUT	or	128	reg_6_out[127]	Derived clock on input (not legal for
ClockId 0 7	uclk_reg_7_outor.OUT	or	128	reg_7_out[127]	Derived clock on input (not legal for
ClockId 0 8	uclk_reg_8_outor.OUT	or	128	reg_8_out[127]	Derived clock on input (not legal for
ClockId 0 9	uclk reg 9 outor.OUT	or	128	reg 9 out[127]	Derived clock on input (not legal for
ClockId 0 10	uclk reg 10 outor.OUT	or	128	reg 10 out[127]	Derived clock on input (not legal for
ClockId 0 11	uclk reg 11 outor.OUT	or	128	reg 11 out[127]	Derived clock on input (not legal for
ClockId 0 12	uclk reg 12 outor.OUT	or	128	reg 12 out[127]	Derived clock on input (not legal for
ClockId 0 13	uclk reg 13 outor.OUT	or	128	reg 13 out[127]	Derived clock on input (not legal for
ClockId 0 14	uclk reg 14 outor.OUT	or	128	reg 14 out[127]	Derived clock on input (not legal for
ClockId 0 15	uclk reg 15 outor.OUT	or	128	reg 15 out[127]	Derived clock on input (not legal for
ClockId 0 16	uclk reg 16 outor.OUT	or	128	reg 16 out[127]	Derived clock on input (not legal for
ClockId 0 17	uclk reg 17 outor.OUT	or	128	reg 17 out[127]	Derived clock on input (not legal for
ClockId 0 18	uclk reg 18 outor.OUT	or	128	reg 18 out[127]	Derived clock on input (not legal for
ClockId 0 19	uclk reg 19 outor.OUT	or	128	reg 19 out[127]	Derived clock on input (not legal for
ClockId 0 20	uclk reg 20 outor.OUT	or	128	reg 20 out[127]	Derived clock on input (not legal for
ClockId 0 21	uclk reg 21 outor.OUT	or	128	reg 21 out[127]	Derived clock on input (not legal for
ClockId 0 22	uclk reg 22 outor.OUT	or	128	reg 22 out[127]	Derived clock on input (not legal for
ClockId 0 23	uclk reg 23 outor.OUT	or	128	reg 23 out[127]	Derived clock on input (not legal for
ClockId 0 24	uclk reg 24 outor.OUT	or	128	reg 24 out[127]	Derived clock on input (not legal for
ClockId 0 25	uclk reg 25 outor.OUT	or	128	reg 25 out[127]	Derived clock on input (not legal for
ClockId 0 26	uclk reg 26 outor.OUT	or	128	reg 26 out[127]	Derived clock on input (not legal for

```
reg_27_out[127]
                                                                                                                Derived clock on input (not legal for
ClockId 0 27
                  uclk_reg_27_outor.OUT
                                                                    128
                                            or
                  uclk_reg_28_outor.OUT
                                                                                            reg_28_out[127]
ClockId 0 28
                                                                    128
                                                                                                                Derived clock on input (not legal for
                                            or
ClockId 0 29
                  uclk_reg_29_outor.OUT
                                                                                            reg_29_out[127]
                                                                                                                Derived clock on input (not legal for
                                            or
                                                                                            reg_30_out[127]
ClockId 0 30
                  uclk_reg_30_outor.OUT
                                                                    128
                                                                                                                Derived clock on input (not legal for
                  uclk_reg_31_outor.OUT
                                                                    128
                                                                                            reg_31_out[127]
                                                                                                                Derived clock on input (not legal for
ClockId 0 31
                                            or
ClockId 0 32
                                             and
                  reg_C_1_sqmuxa_1.OUT
                                                                    128
                                                                                            reg_C[127]
                                                                                                                Derived clock on input (not legal for
ClockId 0 33
                  reg B 1 sqmuxa 3.OUT
                                             and
                                                                    128
                                                                                            reg_B[127]
                                                                                                                Derived clock on input (not legal for
                                                                                                                Derived clock on input (not legal for
ClockId 0 34
                  reg A 1 sgmuxa.OUT
                                                                    128
                                                                                            reg A[127]
                                            and
                                           ======
##### END OF CLOCK OPTIMIZATION REPORT ######
@N:FX1143: | Skipping assigning INTERNAL VREF to jobanks, because the table of mapping from pin to jobank is not initialized.
Finished Pre Mapping Phase.
Starting constraint checker (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 223MB peak: 228MB)
Finished constraint checker preprocessing (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current; 223MB peak; 228MB)
Finished constraint checker (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 231MB peak: 231MB)
Pre-mapping successful!
At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 139MB peak: 231MB)
Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Thu Nov 30 16:15:05 2023
Map & Optimize Report
# Thu Nov 30 16:15:05 2023
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Symplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-1LR5K5T
Implementation : rev_1
Synopsys Lattice Technology Mapper, Version map202109syn, Build 243R, Built Jun 1 2022 05:17:33, @
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)
@N:<u>MF916</u>:
              Option synthesis strategy=base is enabled.
              Running in 64-bit mode.
@N:MF248 :
@N:MF666: | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)
Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 208MB peak: 208MB)
@N:MT206 : | Auto Constrain mode is enabled
Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current; 218MB peak; 219MB)
@N:MF179 : rf.vhd(178) | Found 5 by 5 bit equality operator ('==') un8_register_write (in view: work.RF(behavioral))
@N:MF179 : rf.vhd(181) | Found 5 by 5 bit equality operator ('==') unl1 register_write (in view: work.RF(behavioral))
@N:MF179 : rf.vhd(184) | Found 5 by 5 bit equality operator ('==') unl4_register_write (in view: work.RF(behavioral))
Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 241MB peak: 260MB)
```

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 267MB peak: 267MB)

Available hyper sources - for debug and ip models

None Found

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 284MB peak: 300MB)

Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 288MB peak: 300MB)

Finished Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 294MB peak; 300MB)

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 295MB peak: 300MB)

Finished preparing to map (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current; 285MB peak; 300MB)

Finished technology mapping (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:45s; Memory used current: 301MB peak: 301MB)

Pass	CPU time	Worst Slack		Luts / Regis	ters			
1	0h:00m:46s	-0.73ns		10736 /	0			
2	0h:00m:47s	-0.73ns		10736 /	0			
3	0h:00m:48s	-0.73ns		10736 /	0			
4	0h:00m:54s	-0.73ns		10736 /	0			
@N: FX104	: rf.vhd(36)   Insertin	g 4 buffers on net o	opcode_c[19]	(with fanout	of 2052) b	ecause of a so	ft fanout limit	of 1000.
@N:FX104	: rf.vhd(36)   Insertin	g 3 buffers on net o	opcode c[18]	(with fanout	of 1031) b	ecause of a so	ft fanout limit	of 1000.
@N:FX104	: rf.vhd(36)   Insertin	g 4 buffers on net o	opcode c[14]	(with fanout	of 2050) b	ecause of a so	ft fanout limit	of 1000.
@N: FX104	: rf.vhd(36)   Insertin	g 3 buffers on net o	opcode c[13]	(with fanout	of 1026) b	ecause of a so	ft fanout limit	of 1000.
@N: FX104	: rf.vhd(36)   Insertin	g 4 buffers on net o	opcode c[9] (	with fanout	of 2050) be	cause of a sof	t fanout limit	of 1000.
@N: FX104	: rf.vhd(36)   Insertin	g 3 buffers on net o	opcode c[8] (	with fanout	of 1026) be	cause of a sof	t fanout limit	of 1000.
Net buffer	ring Report for view:wo	rk.RF(behavioral):			,			
Added 15 I	Buffers	,						
Added 0 Be	agistors win roplisatio	n						

Added 0 Registers via replication

Added 0 LUTs via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:00s; Memory used curr @N:<u>FX164</u>: | The option to pack registers in the IOB has not been specified. Please set syn\_useioff attribute.

Finished restoring hierarchy (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 293MB peak: 306MB)

Start Writing Netlists (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 205MB peak: 306MB)

Writing Analyst data base C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU Beta\Synplify\rev 1\synwork\PMU m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:12s; Memory used current: 280MB peak: 306MB)

```
Writing EDIF Netlist and constraint files
@N:FX1056: | Writing EDF file: C:\Users\userESD\Desktop\345PROJECT-main\345PROJECT-chris-s-code\345Proj\ALU_Beta\Synplify\rev_1\PMU.edn
@N:<u>BW106</u>:
                                                       Symplicity Constraint File capacitance units using default value of 1pF
@W:<u>BW150</u>:
                                                       Clock RF|reg_0_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       Clock RF reg_1_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \ | \ {\tt reg\_2\_1\_sqmuxa\_inferred\_clock} \ {\tt in set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {\tt comm
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \\ | {\tt reg\_3\_1\_sqmuxa\_inferred\_clock} \ {\tt in set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \\ | {\tt clock\_groups} \\ | {\tt command} \\ | {\tt command
@W:BW150:
                                                       Clock RF reg 4 1 sqmuxa inferred clock in set clock groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>:
                                                       Clock RF reg_5_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                        Clock RF reg_6_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       Clock RF reg_7_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \\ | {\tt reg\_8\_1\_sqmuxa\_inferred\_clock} \ {\tt in set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \\ | {\tt clock\_groups} \\ | {\tt command} \\ | {\tt command
                                                       Clock RF reg_9_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated Clock RF reg_10_1 sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
@W:BW150 :
@W:<u>BW150</u>:
                                                       Clock RF reg_11_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_12_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_13_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \big| {\tt reg\_14\_1\_sqmuxa\_inferred\_clock} \ {\tt in \ set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {\tt cannot} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {
@W:BW150
                                                       Clock RF reg 15 1 sqmuxa inferred clock in set clock groups command cannot be found and will not be forward annotated
@W:BW150:
                                                       Clock RF reg_16_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>:
                                                       Clock RF reg_17_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                        Clock RF reg_18_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_19_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                       Clock RF reg_20_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \big| {\tt reg\_21\_1\_sqmuxa\_inferred\_clock} \ {\tt in set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt clock\_groups} \ {\tt command} \ {\tt clock\_groups} \ {\tt clock\_groups} \ {\tt clock\_groups} \ {\tt command} \ {\tt clock\_groups} \ {\tt clock\_groups}
                                                       Clock RF reg 22_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
@W:BW150:
                                                       Clock RF reg_23_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_24_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_25_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                       Clock RF reg_26_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150 :
                                                       {\tt Clock} \ {\tt RF} \big| {\tt reg\_27\_1\_sqmuxa\_inferred\_clock} \ {\tt in \ set\_clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt and} \ {\tt will} \ {\tt not} \ {\tt be} \ {\tt forward} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {\tt cannot} \ {\tt be} \ {\tt found} \ {\tt annotated} \ {\tt clock\_groups} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {\tt cannot} \ {\tt command} \ {\tt comm
@W:BW150 :
                                                       Clock RF reg 28 1 sqmuxa inferred clock in set clock groups command cannot be found and will not be forward annotated
@W:BW150:
                                                       Clock RF reg 29 1 sqmuxa inferred clock in set clock groups command cannot be found and will not be forward annotated
@W:BW150:
                                                        Clock RF reg_30_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:<u>BW150</u>
                                                        Clock RF reg_31_1_sqmuxa_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                       Clock RF reg_C_1_sqmuxa_1_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W:BW150
                                                        {\tt Clock\ RF|reg\_B\_1\_sqmuxa\_3\_inferred\_clock\ in\ set\_clock\_groups\ command\ cannot\ be\ found\ and\ will\ not\ be\ forward\ annotated}
```

Clock RF reg A 1 sqmuxa inferred clock in set clock groups command cannot be found and will not be forward annotated Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 297MB peak: 306

@W:BW150:

Finished Writing Netlists (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 297MB peak: 306MB)

Start final timing analysis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 292MB peak: 306MB)

##### START OF TIMING REPORT #####[
# Timing report written on Thu Nov 30 16:16:22 2023
#

Top view: RF
Requested Frequency: 302.8 MHz
Wire load mode: top
Paths requested: 5
Constraint File(s):

@N: NT320: | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N:MT322 : | Clock constraints include only register-to-register paths associated with each individual clock.

Performance Summary

Worst slack in design: -0.583

Starting Clock	Requested Frequency	Estimated Frequency	Requested Period	Estimated Period	Slack	Clock Type	Clock Group
System	302.8 MHz	257.4 MHz	3.303	3.885	-0.583	system	system_clkgroup

# Clock Relationships

Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.

'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.

Interface Information

No IO constraint found

Detailed Report for Clock: System

-----

### Starting Points with Worst Slack

Instance	Starting Reference Clock	Туре	Pin	Net	Arrival Time	Slack
reg 0 out[0]	System	FD1S1AY	Q	reg 0 out c[0]	1.180	-0.583
reg 0 out[1]	System	FD1S1AY	Q	reg 0 out c[1]	1.180	-0.583
reg 0 out[2]	System	FD1S1AY	Q	reg 0 out c[2]	1.180	-0.583
reg 0 out[3]	System	FD1S1AY	Q	reg 0 out c[3]	1.180	-0.583
reg 0 out[4]	System	FD1S1AY	Q	reg 0 out c[4]	1.180	-0.583
reg 0 out[5]	System	FD1S1AY	Q	reg 0 out c[5]	1.180	-0.583
reg 0 out[6]	System	FD1S1AY	Q	reg 0 out c[6]	1.180	-0.583
reg 0 out[7]	System	FD1S1AY	Q	reg 0 out c[7]	1.180	-0.583
reg_0_out[8]	System	FD1S1AY	Q	reg_0_out_c[8]	1.180	-0.583
reg_0_out[9]	System	FD1S1AY	Q	reg_0_out_c[9]	1.180	-0.583

Ending Points with Worst Slack

file:///Users/maxpro/Desktop/rev\_1/syntmp/PMU\_srr.htm

Instance	Starting Reference Clock	Туре	Pin	Net	Required Time	Slack
reg A[0]	System	FD1S1AY	D	N 55730 i	3.391	-0.583
reg A[1]	System	FD1S1AY	D	N 57325 i	3.391	-0.583
reg A[2]	System	FD1S1AY	D	N 54314 i	3.391	-0.583
reg A[3]	System	FD1S1AY	D	N 54313 i	3.391	-0.583
reg A[4]	System	FD1S1AY	D	N 55105 i	3.391	-0.583
reg A[5]	System	FD1S1AY	D	N 54312 i	3.391	-0.583
reg A[6]	System	FD1S1AY	D	N 56782 i	3.391	-0.583
reg_A[7]	System	FD1S1AY	D	N_54311_i	3.391	-0.583
reg_A[8]	System	FD1S1AY	D	N_56781_i	3.391	-0.583
reg_A[9]	System	FD1S1AY	D	N_54310_i	3.391	-0.583

Worst Path Information 

Path information for path number 1:

3.303 Requested Period: - Setup time: -0.089 + Clock delay at ending point: 0.000 + Estimated clock delay at ending point: 0.000 0.000 (ideal) = Required time:

- Propagation time: - Clock delay at starting point: 0.000 (
- Estimated clock delay at start point: -0.000 0.000 (ideal) = Slack (critical) : -0.583

Number of logic level(s):

Starting point: reg\_0\_out[0] / Q reg\_A[0] / D
System [rising] on pin CK Ending point:

The start point is clocked by
The end point is clocked by System [rising] on pin CK

3.974

Instance / Net Name	Туре	Pin Name	Pin Dir	Delay		No. of Fan Out(s)
reg_0_out[0]	FD1S1AY	Q	Out	1.180		-
reg_0_out_c[0]	Net	_	-	_	-	5
reg_A_3_3_am[0]	ORCALUT4	С	In	0.000	1.180 r	-
reg_A_3_3_am[0]	ORCALUT4	Z	Out	1.017	2.197 r	-
reg_A_3_3_am[0]	Net	_	_	_	-	1
reg_A_3_3[0]	PFUMX	BLUT	In	0.000	2.197 r	-
reg_A_3_3[0]	PFUMX	Z	Out	-0.033	2.164 r	-
reg_A_3_3[0]	Net	_	_	_	-	1
reg_A_3_7[0]	L6MUX21	D0	In	0.000	2.164 r	-
reg_A_3_7[0]	L6MUX21	Z	Out	0.265	2.428 r	-
reg_A_3_7[0]	Net	_	_	_	-	1
reg_A_3_15[0]	L6MUX21	D0	In	0.000	2.428 r	_
reg_A_3_15[0]	L6MUX21	Z	Out	0.265	2.693 r	_
reg_A_3_15[0]	Net	_	_	_	-	1
reg_A_3_31[0]	L6MUX21	D0	In	0.000	2.693 r	_
reg_A_3_31[0]	L6MUX21	Z	Out	0.265	2.957 r	_
reg_A_3[0]	Net	_	_	_	-	1
reg_A_RNO[0]	ORCALUT4	С	In	0.000	2.957 r	_
reg_A_RNO[0]	ORCALUT4	Z	Out	1.017	3.974 r	_
N_55730_i	Net	-	-	-	_	1
reg_A[0]	FD1S1AY	D	In	0.000	3.974 r	-

Path information for path number 2: Requested Period:

3.303 - Setup time: -0.089 + Clock delay at ending point: 0.000 (ideal) + Estimated clock delay at ending point: 0.000 = Required time: 3.391

- Propagation time: 3.974 - Clock delay at starting point: 0.000
- Estimated clock delay at start point: -0.000 0.000 (ideal) = Slack (critical) :

Number of logic level(s):

reg\_0\_out[1] / Q Starting point: reg\_A[1] / D
System [rising] on pin CK

Ending point:
The start point is clocked by
The end point is clocked by System [rising] on pin CK

Instance / Net Name	Туре	Pin Name	Pin Dir	Delay	Arrival Time	No. of Fan Out(s)
reg_0_out[1] reg_0_out c[1]	FD1S1AY Net	Q -	Out -	1.180	1.180 r	_ _ 5

```
ORCALUT4 C
ORCALUT4 Z
Net -
                                                                                                       In
reg_A_3_3_am[1]
reg_A_3_3_am[1]
reg_A_3_3_am[1]
                                                                                                                             0.000 1.180 r
                                                                                                        Out
                                                                                                                            1.017
                                                                                                                                                            2.197 r
                                                   Net
PFUMX
                                                                                    - - - -
BLUT In 0.000
reg_A_3_3[1]
                                                                                                                                                              2.197 r
                                                                                Z
-
reg_A_3_3[1]

        PFUMX
        Z
        Out
        -0.033
        2.164 r

        Net
        -
        -
        -
        -

        L6MUX21
        D0
        In
        0.000
        2.164 r

        L6MUX21
        Z
        Out
        0.265
        2.428 r

        Net
        -
        -
        -
        -

        L6MUX21
        Z
        Out
        0.265
        2.693 r

        Net
        -
        -
        -
        -

        L6MUX21
        D0
        In
        0.000
        2.693 r

        L6MUX21
        Z
        Out
        0.265
        2.957 r

        Net
        -
        -
        -
        -

        ORCALUT4
        C
        In
        0.000
        2.957 r

        Net
        -
        -
        -
        -

        FDISIAY
        D
        In
        0.000
        3.974 r

                                                   PFUMX
                                                                                                        Out -0.033 2.164 r
                                                 PFUMA
Net -
L6MUX21 D0
L6MUX21 Z
reg_A_3_3[1]
reg_A_3_7[1]
reg_A_3_7[1]
reg_A_3_7[1]
reg_A_3_15[1]
reg_A_3_15[1]
reg_A_3_15[1]
reg_A_3_31[1]
reg_A_3_31[1]
reg A 3[1]
reg_A_RNO[1]
reg_A_RNO[1]
N_57325_i
reg_A[1]
______
```

Path information for path number 3:

Requested Period:
Setup time:
Clock delay at ending point:
Estimated clock delay at ending point:
Required time:
Solution:
Propagation time:
Clock delay at starting point:
Solution:
Stack (critical):
Solution:
Soluti

Number of logic level(s):

 Starting point:
 reg\_0\_out[2] / Q

 Ending point:
 reg\_A[2] / D

The start point is clocked by System [rising] on pin CK
The end point is clocked by System [rising] on pin CK

Instance / Net Name	Туре	Pin Name		Delay	Arrival Time	No. of Fan Out(s)
reg 0 out[2]	FD1S1AY	Q	Out	1.180	1.180 r	_
reg 0 out c[2]	Net	_	-	_	_	5
reg_A_3_3_am[2]	ORCALUT4	С	In	0.000	1.180 r	-
reg_A_3_3_am[2]	ORCALUT4	Z	Out	1.017	2.197 r	-
reg A 3 3 am[2]	Net	_	-	_	_	1
reg_A_3_3[2]	PFUMX	BLUT	In	0.000	2.197 r	-
reg A 3 3[2]	PFUMX	Z	Out	-0.033	2.164 r	_
reg_A_3_3[2]	Net	-	-	-	_	1
reg_A_3_7[2]	L6MUX21	D0	In	0.000	2.164 r	-
reg_A_3_7[2]	L6MUX21	Z	Out	0.265	2.428 r	-
reg_A_3_7[2]	Net	-	-	-	_	1
reg A 3 15[2]	L6MUX21	D0	In	0.000	2.428 r	_
reg A 3 15[2]	L6MUX21	Z	Out	0.265	2.693 r	_
reg_A_3_15[2]	Net	_	-	_	_	1
reg A 3 31[2]			In	0.000	2.693 r	_
reg A 3 31[2]	L6MUX21	Z	Out	0.265	2.957 r	_
reg_A_3[2]	Net	-	-	_	-	1
reg_A_RNO[2]	ORCALUT4	С	In	0.000	2.957 r	-
reg A RNO[2]	ORCALUT4	Z	Out	1.017	3.974 r	_
N_54314_i	Net	-	-	-	_	1
reg_A[2]	FD1S1AY	D	In	0.000	3.974 r	-

Path information for path number 4:

Requested Period: 3.303
- Setup time: -0.089
+ Clock delay at ending point: 0.000 (ideal)
+ Estimated clock delay at ending point: 0.000

= Required time: 3.391

- Propagation time: 3.974
- Clock delay at starting point: 0.000 (ideal)
- Estimated clock delay at start point: -0.000
- Slack (critical) .

= Slack (critical): -0.583
Number of logic level(s): 6

 Starting point:
 reg\_0\_out[3] / Q

 Ending point:
 reg\_A[3] / D

The start point is clocked by System [rising] on pin CK
The end point is clocked by System [rising] on pin CK

Instance / Net Name	Туре	Pin Name	Pin Dir	Delay	Arrival Time	No. of Fan Out(s)
reg_0_out[3] reg_0_out c[3]	FD1S1AY Net	Q -	Out -	1.180	1.180 r	_ _ 5
reg_A_3_3_am[3]	ORCALUT4	С	In	0.000	1.180 r	_

reg A 3 3 am[3]	ORCALUT4	Z	Out	1.017	2.197 r	_			
reg_A_3_3_am[3]	Net	-	-	-	-	1			
reg_A_3_3[3]	PFUMX	BLUT	In	0.000	2.197 r	-			
reg_A_3_3[3]	PFUMX	Z	Out	-0.033	2.164 r	_			
reg_A_3_3[3]	Net	_	-	-	-	1			
reg_A_3_7[3]	L6MUX21	D0	In	0.000	2.164 r	_			
reg_A_3_7[3]	L6MUX21	Z	Out	0.265	2.428 r	_			
reg_A_3_7[3]	Net	-	-	-	-	1			
reg_A_3_15[3]	L6MUX21	D0	In	0.000	2.428 r	-			
reg_A_3_15[3]	L6MUX21	Z	Out	0.265	2.693 r	-			
reg_A_3_15[3]	Net	-	-	-	-	1			
reg_A_3_31[3]	L6MUX21	D0	In	0.000	2.693 r	-			
reg_A_3_31[3]	L6MUX21	Z	Out	0.265	2.957 r	-			
reg_A_3[3]	Net	-	-	-	-	1			
reg_A_RNO[3]	ORCALUT4	С	In	0.000	2.957 r	-			
reg_A_RNO[3]	ORCALUT4	Z	Out	1.017	3.974 r	-			
N_54313_i	Net	-	-	-	-	1			
reg_A[3]	FD1S1AY	D	In	0.000	3.974 r	-			

Path information for path number 5:

Requested Period: 3.303
- Setup time: -0.089
+ Clock delay at ending point: 0.000 (ideal)
+ Estimated clock delay at ending point: 0.000

= Required time: 3.391

- Propagation time:
- Clock delay at starting point:
- Estimated clock delay at start point:
- Slack (critical):
- 0.080
- 0.583

Ending point: reg\_A[4] / D
The start point is clocked by System [rising] or

The start point is clocked by System [rising] on pin CK
The end point is clocked by System [rising] on pin CK

Instance / Net Name	Tuno.	Pin Namo		Dolaw	Arrival	No. of Fan Out(s)
Name	туре	Name	DII		11me	
reg_0_out[4]	FD1S1AY	Q	Out	1.180	1.180 r	_
reg_0_out_c[4]	Net	_	-	-	_	5
reg_A_3_3_am[4]	ORCALUT4	С	In	0.000	1.180 r	-
reg_A_3_3_am[4]	ORCALUT4	Z	Out	1.017	2.197 r	-
reg_A_3_3_am[4]	Net	_	-	_	-	1
reg_A_3_3[4]	PFUMX	BLUT	In	0.000	2.197 r	_
reg_A_3_3[4]	PFUMX	Z	Out	-0.033	2.164 r	_
reg_A_3_3[4]	Net	_	-	_	-	1
reg_A_3_7[4]	L6MUX21	D0	In	0.000	2.164 r	_
reg_A_3_7[4]	L6MUX21	Z	Out	0.265	2.428 r	_
reg_A_3_7[4]	Net	_	-	_	-	1
reg_A_3_15[4]	L6MUX21	D0	In	0.000	2.428 r	_
reg_A_3_15[4]	L6MUX21	Z	Out	0.265	2.693 r	_
reg_A_3_15[4]	Net	_	-	_	-	1
reg_A_3_31[4]	L6MUX21	D0	In	0.000	2.693 r	_
reg_A_3_31[4]	L6MUX21	Z	Out	0.265	2.957 r	_
reg_A_3[4]	Net	_	-	_	-	1
reg_A_RNO[4]	ORCALUT4	C	In	0.000	2.957 r	_
reg_A_RNO[4]	ORCALUT4	Z	Out	1.017	3.974 r	_
N_55105_i	Net	_	-	-	_	1
reg_A[4]			In			

#### ##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 298MB peak: 306MB)

Finished timing report (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 298MB peak: 306MB)

\_\_\_\_\_\_

Resource Usage Report Part: lcmxo31\_6900c-5

Register bits: 0 of 54912 (0%) Latch bits: 4480

Latch bits: 4480
PIC Latch: 0
I/O cells: 8766

Details:

FD1S1AY: 4480 GSR: 1 IB: 164 L6MUX21: 2688 OB: 8602
ORCALUT4: 10734
PFUMX: 3072
PUR: 1
VHI: 1
VLO: 1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 122MB peak: 306MB)

Process took 0h:01m:17s realtime, 0h:01m:16s cputime # Thu Nov 30 16:16:22 2023