SECOND SEMESTER IA 2023/2024 CPEN 202 DIGITAL SYSTEMS DESIGN INSTANCTION: Answer All Questions TIRE ALLOWES: Two and Hulf (22) Hours The percentuge of shares held by them are

The percentuge of shares held by them are

250/ 200/ n to/ and 100/ annechvely. 35%, 30%, 25% and 10% respectively.

Their voting power is proportional to shares

They hold. Amy major decision taken must
have a support of 60% or above the stock.

And Design a suitable logic circuit to implement

the voting system

the voting system

the steps or procedures used to

12 muks

(i) List all the steps or procedures

design the logic

circuit

Tomarks

Write. VHL 8 code to realize the logic

Tomarks

@ Hits a aid of a logic Liagram and truth table of an tour input comparator write the Boolean esopre ssion. [6 mentes] Derietly esplain how it works - [3-marks] @ Cive two applications of a thiree state logic device . [2 marks] Q 3 @ With the aid of a circuit diagram, briefly explain how binary parallel addition of an output of two shift register A and B feet with data oill and 1001 prespectively, feet into could data oill and 1001 prespectively, feet into could data oill adders connected in parallel, be four (4) full adders connected in parallel, be additioned and the formation of an additional parallel addition of an addition of an additional parallel addition of an additional addition of an additional addition of an addition of an additional additional addition of an additional addition De Give one advantage of binary parallel addition over serial mode of addition a [Imarks] Cline the binary data that will appear at the output of the third register connected to the output of the parallel full add ers --- [8 marks]

a 4 a Cime two advantages of Programmable IC's logic device (PLD) over the conventional IC's with fixed parts - [5 mus] with fixed parts (b) State the main structural difference State the man since analy (PLA).

between Programmable array logic (PAL) device
and programmable array logic (PAL) device

- [5 moves] The PLA below will be used to implement the following equations: X = ARD + A'C' + RC + C'D'Y = A'C' + AD + C'D'Z = CD + A'C' + ABD(a) Indicate the connections that will be made to program the PLA to imple-Q5 (a) Draw a block Liegram of a digital controlled [5 marks]

Multiplex and briefly eseptain how it works [5 marks]

Multiplex and briefly eseptain how it works [5 marks]

Multiplex are labelled A, B, C, D

the input signals to Multiplexer are labelled A, B, C, D

the input signal E, F and the desired output

line as the truth, table of the phuliplexer and use

line as the truth, table of the phuliplexer and use in Draw the truth table of the Muliplexer and use input to explain the conditions under which the input B will be selected and it is input B will be selected and place in the output 13 ments (ii) Write the logic equation for the 1-to-4 [5 mm/s] O Give one practial arear where the multiplexes essel be used - -- [2 marks]