




# FIFO & GVSOC


**1. HW**

**2. SW**

## Presentation of the problem



## Desired timings



### Note:

If **pop\_valid\_o** is available directly after write sampling, then read is not sampled

-> Synchronous write

-> Asynchronous read

This requires using of register files on an FPGA if it doesn't have asynchronous read RAM

### Outputs:


**push\_grant\_o** = 1 if FIFO not full

**pop\_valid\_o** = 1 if FIFO not empty and parity check is good

## Parity checker : logic & code

### Note:


No need to know which bit is the parity bit.



```

3 module parity_checker
4   #(
5     parameter DATA_WIDTH = 8,
6     parameter PARITY_MODE = EVEN,      // EVEN = 0 , ODD = 1
7     parameter PARITY_BIT_CHOICE = MSB
8   )
9   (
10    /** Interface with the FIFO **/
11    input  wire      pop_valid_i,      // 1 when the FIFO presents a data
12    input  wire [DATA_WIDTH-1:0] pop_data_i, // Data presented by the FIFO
13    output wire      pop_grant_o,      // Request FIFO to pop it
14
15    /** Interface with the top level **/
16    input  wire      grant_i,          // Top level requests a pop
17    output wire      valid_o           // 1 when the FIFO present a parity correct data
18  );
19  wire parity_bit;
20  wire [DATA_WIDTH-2:0] data_bits;
21  wire parity_success;
22
23  // Extract parity bit and data bits
24  generate
25    if (PARITY_BIT_CHOICE == MSB) begin
26      assign parity_bit = pop_data_i[DATA_WIDTH-1];
27      assign data_bits = pop_data_i[DATA_WIDTH-1:0];
28    end
29    else if (PARITY_BIT_CHOICE == LSB) begin
30      assign parity_bit = pop_data_i[0];
31      assign data_bits = pop_data_i[DATA_WIDTH-1:1];
32    end
33  endgenerate
34
35  // output logic
36  assign parity_success = (^pop_data_i == PARITY_MODE);
37  assign valid_o = pop_valid_i & parity_success;
38  assign pop_grant_o = grant_i | (pop_valid_i & ~parity_success);
39
40 endmodule
  
```

## FIFO : FSM and logic



## FIFO : Code

### FSM outputs

```

63  /* Compute output signals */
64  always @(*)
65  begin
66      case(current_state)
67          FULL:
68              begin
69                  push_grant_o_tmp = 1'b0;
70                  pop_valid_o_tmp = 1'b1;
71              end
72          EMPTY:
73              begin
74                  push_grant_o_tmp = 1'b1;
75                  pop_valid_o_tmp = 1'b0;
76              end
77          NORMAL:
78              begin
79                  push_grant_o_tmp = 1'b1;
80                  pop_valid_o_tmp = 1'b1;
81              end
82      endcase
83  end
84  end

```

### FSM states

```

86  /* Compute next state */
87  always @(*)
88  begin
89      next_state = current_state;
90      case(current_state)
91          FULL:
92              begin
93                  if(pop_valid_o_tmp & pop_grant_i)
94                      next_state = NORMAL;
95              end
96          EMPTY:
97              begin
98                  if(push_grant_o_tmp & push_valid_i)
99                      next_state = NORMAL;
100              end
101          NORMAL:
102              begin
103                  if(next_read_ctr == next_write_ctr)
104                      begin
105                          if(pop_grant_i & pop_valid_o_tmp)
106                              next_state = EMPTY;
107                          if(push_valid_i & push_grant_o_tmp)
108                              next_state = FULL;
109                      end
110              end
111      endcase
112  end

```

### Counters computation

```

/* Compute next read_ctr value */
always @(*)
begin
    if(pop_valid_o_tmp & pop_grant_i)
        next_read_ctr = (read_ctr == DEPTH-1) ? 'b0 : read_ctr + 1;
    else
        next_read_ctr = read_ctr;
end

/* Compute next write_ctr value */
always @(*)
begin
    if(push_grant_o_tmp & push_valid_i)
        next_write_ctr = (write_ctr == DEPTH-1) ? 'b0 : write_ctr + 1;
    else
        next_write_ctr = write_ctr;
end

```

## Verification : Python model



### Idea :

Use a python model of the FIFO to output expected test input vectors and outputs.

→ System Verilog testbench can easily be used to verify input and output data

→ Checking expected timing behavior requires more advanced models (ex SystemC).

→ Here a Python model writes the input events and expected output events in a file and SV testbench asserts its

### Program :

For each cycle :

- Generate a data (invalid with p\_error\_bit)
- Ask to push the data at this cycle
- If FIFO full wait until next departure
- When a random amount of time (p\_wait\_push)
- Push and update the size of the FIFO
- Go to the cycle when the FIFO will be empty
- Wait a random amount of time (p\_wait\_pull)
- Grant the pop out, update the next time FIFO will be empty, update the size

## Verification : Python model code

```
94 # Get a requested push and modelize the full push-pop transaction
95 def add_transaction(self, push_data_cycle, push_data, p_wait_push=0.0, p_wait_pop=0.0):
96     # Find when the data will be available to push (push_valid), possibility to add an arbitrary delay
97     push_wait = self.trials_before_success(p_wait_push)
98     push_valid_cycle = push_data_cycle + push_wait
99
100     # Find when the memory will be available (push_grant)
101     if(self.get_size(push_valid_cycle) == DEPTH):
102         self.fifo_free_cycle = self.next_departure_cycle(cycle)
103     push_grant_cycle = max(self.fifo_free_cycle, push_valid_cycle)
104
105     # Find when the data will be available to pull (pop valid)
106     pop_valid_cycle = max(push_grant_cycle + 1, self.fifo_empty_cycle)
107
108     # Find when the receiver will be available (pop_grant), possibility to add an arbitrary delay
109     checked = self.check(int(push_data, 2))
110     if(checked):
111         pop_wait = self.trials_before_success(p_wait_pop)
112         pop_grant_cycle = pop_valid_cycle + pop_wait
113     # If the check is not passed pop_grant directly
114     else:
115         pop_grant_cycle = pop_valid_cycle
116
117     new_transaction = transaction(push_data_cycle, push_valid_cycle, push_grant_cycle, push_data, pop_valid_cycle, pop_grant_cycle, checked=checked)
118     self.transactions.append(new_transaction)
119
120     # Save this packet departure time for evaluating fifo_free_cycle
121     self.arrival_times.append(push_grant_cycle + 1)
122     self.departure_times.append(pop_grant_cycle + 1)
123
124     # Save this packet exit time to evaluate fifo_empty_cycle
125     self.fifo_empty_cycle = pop_grant_cycle+1
126
127     # Return when the pop interface is free for new data
128     return push_grant_cycle + 1
```



## Verification : Output


### Example test vector

```

1  # DATA_WIDTH=8 DEPTH=4 PARITY_MODE=ODD PARITY_BIT_CHOICE=MSB
2  # push_data_cycle : push_valid_cycle : push_grant_cycle : data : pop_valid_cycle : pop_grant_cycle
3  2 : 2 : 2 : 00000000 : -1 : -1
4  3 : 4 : 4 : 00010000 : 5 : 6
5  5 : 5 : 5 : 00001110 : 7 : 7
6  6 : 6 : 6 : 10000011 : 8 : 8
7  7 : 7 : 7 : 10001001 : 9 : 10
8  8 : 8 : 8 : 00000111 : 11 : 11
9  9 : 9 : 9 : 00000010 : 12 : 13

```

```
make compile_with_args PARITY_MODE=ODD TRANSACTION_FOLDER=test_03
```



### Example test log

```

[2] (00000000) arrived at the push interface
[2] (00000000) ready to be pushed
[2] (00000000) will be pushed
[2] (00001110) End of cycle [2] size is 1

[3] (00000000) ready to be popped
[3] (00000000) will be popped
[3] (00010000) arrived at the push interface
[3] (00001110) End of cycle [3] size is 0

[4] (00010000) ready to be pushed
[4] (00010000) will be pushed
[4] (00001110) End of cycle [4] size is 1

[5] (00010000) ready to be popped
[5] (00001110) arrived at the push interface
[5] (00001110) ready to be pushed
[5] (00001110) will be pushed
[5] (00001110) End of cycle [5] size is 2

```

### Example simulation result

## Presentation of the problem

