
FIFO & GVSOC 1. HW 2. SW


HW

Presentation of the problem





Desired timings



Note:

If pop_valid_o is available directly after write sampling, then read is not sampled

- -> Synchronous write
- -> Asynchronous read
 This requires using of register
 files on an FPGA if it doesn't
 have asynchronous read
 RAM

Outputs:


push_grant_o = 1 if FIFO not full pop_valid_o = 1 if FIFO not empty and parity check is good



Parity checker: logic & code

Note:


No need to know which bit is the parity bit.




```
module parity checker
   parameter DATA WIDTH = 8,
   parameter PARITY MODE = EVEN,
   parameter PARITY_BIT_CHOICE = MSB
                                     pop valid i,
                                                    // Data presented by the FIFO
                   [DATA WIDTH-1:0]
                                    pop data i,
                                                    // Request FIFO to pop it
                                     pop grant o,
   /** Interface with the top level **/
                                                    // Top level requests a pop
                                     grant_i,
                                     valid o
                                                    // 1 when the FIFO present a parity correct data
    wire parity bit;
   wire [DATA WIDTH-2:0] data bits;
   wire parity_success;
   // Extract parity bit and data bits
        if (PARITY BIT CHOICE == MSB) begin
            assign parity_bit = pop_data_i[DATA_WIDTH-1];
            assign data bits = pop data i[DATA WIDTH-1:0];
       else if (PARITY_BIT_CHOICE == LSB) begin
            assign parity bit = pop_data_i[0];
           assign data_bits = pop_data_i[DATA_WIDTH-1:1];
   assign parity success = (^pop data i == PARITY MODE);
   assign valid o = pop_valid_i & parity_success;
    assign pop_grant_o = grant_i | (pop_valid_i & ~parity_success);
endmodule.
```



FIFO: FSM and logic







FIFO: Code

FSM outputs

FSM states

Counters computation

```
/* Compute output signals */
always @(*)
                                                  always @(*)
                                                                                                             always @(*)
                                                       next state = current state;
                                                                                                                 if(pop valid o tmp & pop grant i)
    case(current_state)
                                                       case(current_state)
                                                                                                                     next read ctr = (read ctr == DEPTH-1) ? 'b0 : read ctr + 1;
        FULL:
                                                           FULL:
                                                                                                                     next read ctr = read ctr;
            push_grant_o_tmp = 1'b0;
                                                               if(pop valid o tmp & pop grant i)
            pop valid o tmp = 1'b1;
                                                                   next state = NORMAL;
        EMPTY:
                                                                                                             always @(*)
                                                           EMPTY:
            push_grant_o tmp = 1'b1;
                                                                                                                 if(push grant o tmp & push valid i)
                                                               if(push grant o tmp & push valid i)
            pop_valid_o_tmp = 1'b0;
                                                                                                                     next_write_ctr = (write_ctr == DEPTH-1) ? 'b0 : write_ctr + 1;
                                                                   next_state = NORMAL;
        NORMAL:
                                                                                                                     next_write_ctr = write_ctr;
                                                           NORMAL:
            push grant o tmp = 1'b1;
                                                               if(next read ctr == next write ctr)
            pop valid o tmp = 1'b1;
                                                                   if(pop_grant_i & pop_valid_o_tmp)
                                                                       next_state = EMPTY;
    endcase
                                                                   if(push_valid_i & push_grant_o_tmp)
                                                                       next state = FULL;
```



Verification: Python model

<u>Idea:</u>

Use a python model of the FIFO to output expected test input vectors and outputs.

- \rightarrow System Verilog testbench can easily be used to verify input and output data
- → Checking expected timing behavior requires more advances models (ex SystemC).
- → Here a Python model write the input events and expected output events in a file and SV testbench asserts its

Program:

For each cycle:

- Generate a data (invalid with p_error_bit)
- Ask to push the data at this cycle
- If FIFO full wait until next departure
- When a random amount of time (p_wait_push)
- Push and update the size of the FIFO
- Go to the cycle when the FIFO will be empty
- Wait a random amount of time (p_wait_pull)
- Grant the pop out, update the next time FIFO will be empty, update the size



Verification: Python model code


```
# Get a requested push and modelize the full push-pop transaction
def add transaction(self, push data cycle, push data, p wait push=0.0, p wait pop=0.0):
    push wait = self.trials before success(p wait push)
    push_valid_cycle = push_data_cycle + push_wait
    # Find when the memory will be available (push grant)
    if(self.get size(push valid cycle) == DEPTH):
        self.fifo free cycle = self.next departure cycle(cycle)
    push_grant_cycle = max(self.fifo_free_cycle, push_valid_cycle)
    # Find when the data will be available to pull (pop valid)
    pop valid cycle = max(push grant cycle + 1, self.fifo empty cycle)
    # Find when the receiver will be avaleble (pop grant), possibility to add an arbitrary delay
    checked = self.check(int(push data, 2))
    if(checked):
       pop wait = self.trials before success(p wait pop)
       pop_grant_cycle = pop_valid_cycle + pop_wait
   # If the check is not passed pop grant directly
       pop_grant_cycle = pop_valid_cycle
    new_transaction = transaction(push_data_cycle, push_valid_cycle, push_grant_cycle, push_data, pop_valid_cycle, pop_grant_cycle, checked=checked)
    self.transactions.append(new_transaction)
    # Save this packet departure time for evaluating fifo_free_cycle
    self.arrival times.append(push grant_cycle + 1)
    self.departure_times.append(pop_grant_cycle + 1)
    # Save this packet exit time to evalute fifo empty cycle
    self.fifo empty cycle = pop grant cycle+1
    # Return when the pop interface is free for new data
    return push grant cycle + 1
```



Verification: Output

<u>Example test vector</u>

make compile_with_args PARITY_MODE=ODD TRANSACTION_FOLDER=test_03



Example test log

```
[2] (00000000) arrived at the push interface
[2] (00000000) ready to be pushed
[2] (00000000) will be pushed
[2] (00001110) End of cycle [2] size is 1
[3] (00000000) ready to be popped
[3] (00000000) will be popped
[3] (00010000) arrived at the push interface
[3] (00001110) End of cycle [3] size is 0
[4] (00010000) ready to be pushed
[4] (00010000) will be pushed
[4] (00001110) End of cycle [4] size is 1
[5] (00010000) ready to be popped
[5] (00001110) arrived at the push interface
[5] (00001110) ready to be pushed
[5] (00001110) will be pushed
[5] (00001110) End of cycle [5] size is 2
```

Example simulation result

Introduction SW Presentation of the problem