





Hardware Software Platforms Project Presentation

Control of light sensor with DE0-Nano-SoC

Deffrennes T. & Finet C.

Plan

- Objective
- □BH1710FVC light sensor
- □I2C
 - -Protocol
 - -Driver
- □ Design steps
 - Hardware part
 - Software part
- □ Current results
- □ Expected results







Objective

☐ Tutorial presentation to show how drive the BH1710FVC light sensor with a FPGA.

□ FPGA used: The DE0-Nano-SoC board from Terasic. Hardware design platform built around the Altera System-on-Chip (SoC) FPGA.









BH1710FVC light sensor

- □ Digital ambient light sensor on 16 bits (unit = lux)
- □ I2C bus interface:
 - SDA
 - SCL
- Master-slave communication with FPGA

	V <u>C</u> C	DVI	
AMP PD	ADC	Logic + I ² C Interface	SCL SDA
	GND	ADDR	


Measurement Mode	Measurement Time.	Resolution
H-Resolution Mode	Typ. 120ms.	1 Lx.
M-Resolution Mode	Typ. 16ms.	4 Lx.
L-Resolution Mode	Typ. 2.9ms.	32 Lx.







I2C protocol



- Start and stop conditions
- Slave address (7bits) + R/W bit (access mode)
- Data byte: byte by byte transfer of data on SDA line (register address, opecode or data read from slave)
- ACK and NACK








■ Writing data

- 1) Master sends the slave address
- 2) Selection of the writing mode (R/W to '0')
- 3) Master sends the 8 bits data



SCL: Master-imposed clock

SDAM: SDA levels imposed by the master **SDAE**: SDA levels imposed by the slave

SDAR: Resulting actual SDA levels








☐ Reading data

- 1) Master sends the slave address and R/W='1' and then waits for the ACK
- 2) ACK is set by the slave, then the slave sends the data to the SDA
- 3) Master sets the ACK to 0 to continue reading or 1 to stop transmission










I2C driver

☐ State machine

- Command state communicates the address and R/W bit
- Write state waits for the 8 bits to write to slave
- Read state waits for the 8 bits to read from slave
- □ VHDL code to perform the state machine operation









Hardware part



□Tools:


- ➤ Install the Digital design tool **Quartus Lite Edition** to design your RTL and implement on the FPGA Altera
- * It is free, no license is required you just have to register with an Intel account
- * The tool comes with Cyclone V support already selected (but check it anyway)
- Install ModelSim, the signals simulator





□Steps:

1) Download the DEO nano SoC golden and open the file soc_system.qpf as project in Quartus (File -> Open Project):









2) Creation of a VHDL code in the project to use the light sensor:

- The clock frequency of the board used (50MHz)
- A reset
- SDA /SCL as bidirectional
- 2 output registers of 8 bits (16 bits data)

```
Dentity light is
Dort(

--System
FPGA_CLK1_50 : in std_logic;
reset : in std_logic;

--I2C signals.
sda : inout std_logic;
scl : inout std_logic;


-- Two registers to read the sensor reg1 : out std_logic_vector(15 downto 8);
reg2 : out std_logic_vector(7 downto 0)
);
end light;
```





2) Creation of a VHDL code in the project to read the light sensor:

- □ The light bloc is based on the I2C master state machine (mapping)
- Behaviour: single reading repeated over time




- The operations of the VHDL code are:
- Writing operation (R/W = `0'): master defines the opecode for the type of measurement and resolution.
- Reading operation (R/W = `1') with first the high byte and then the low byte.







3) The routing (clock, reset, registers) configuration in the FPGA must be done with Platform Designer (Tools -> Platform Designer):




- Then click on generate HDL to create HDL design files for synthesis







4) Pin Planner has to be used to allocate the pin that will be used on the FPGA (Assignments -> Pin Planner):



GPIO_0[0] for SCL (bidirectional) GPIO_0[1] for SDA (bidirectional)







5) Update of the ghrd.v file

```
ghrd.v
                                                                           ip/edge detect/altera edge detector.v
                                                                           ip/debounce/debounce.v
127
                                                                         ip/altsource probe/hps reset.gip
           REG/WIRE declarations
128
                                                                         > a soc system/synthesis/soc system.qip
129
       // internal wires and registers declaration
130
                                                                           ight.vhd
         wire [1:0] fpga_debounced_buttons;
131
                                                                           I2C S RX.vhd
         wire [7:0] fpga_led_internal;
132
                                                                           I2C M.vhd
                      hps_fpga_reset_n;
133
         wire
134
         wire [2:0]
                      hps_reset_req;
                                                                           l2C M S RX TB.vhd
135
         wire
                      hps_cold_reset;
                                                                           light TB.vhd
                      hps_warm_reset;
136
         wire
137
                      hps_debug_reset;
         wire
138
         wire [27:0] stm_hw_events:
139
        wire [7:0] wire1;
         wire [7:0] wire2;
140
146
           Structural coding
147
148
149
150
151
     □ soc_system u0 (
152
              //Clock&Reset
            .reg1_external_connection_export (wire1),
153
            .reg2_external_connection_export (wire2).
154
                                                       (FPGA_CLK1_50),
(1'b1),
155
            .clk clk
156
            .reset reset n
239
      ∃light Mylight(
           .FPGA_CLK1_50(FPGA_CLK1_50),
240
           .reset(hps_fpga_reset_n),
241
242
           .reg1(wire1),
           .reg2(wire2),
```

code to be added (verilog language)

Files

▼ Q I B ×

Project Navigator

Files







243


244

245 246 $.scl(GPIO_0[\acute{0}]).$

.sda(GPIO_0[1]),

6) Transfer the hardware program on the FPGA with Programmer (Tools -> Programmer)

After connecting the Hardware part of the FPGA to the computer:









Software part

□Tools:

- For the software development the **Embedded Development Suite** EDS need to be installed.
 The same version as Qartus is mandatory.
- ▶ PUTTY can be installed to access the board using the USB port (serial communication) and can connect to the board and use the terminal to see the execution of the program running on the ARM processors. Any printf on the program will appear on that terminal.





□Steps:

- 1) Connect the software part of the FPGA to the computer with the usb cable and the FPGA to the local network with a RJ45 cable.
- 2) Connect to the FPGA with PUTTY (serial/port=COM.../baud=115200) and write the command socfpga (login =root) then udhcpc to obtain the @IP of the board.





3) With EDS Shell access the project place on the pc and run the command *make* (in the Makefile, modify the Target=Light_sensor).

4)Then run the command *scp* Light_sensor *root* @*IP:/home/root*

```
ot@10.104.210.70's password:
_ight_sensor
                                                                                          100% 8442
                                                                                                        8.2KB/s 00:00
 mi@LABO03 ~/Desktop/Projet light sensor/DE0-my first hps-fpga base
ırm-linux-gnueabihf-gcc -static -g -Wall -IC:/intelFPGA/18.1/embedded/ip/altera/hps/altera hps/hwlib/include -c main.c
arm-linux-gnueabihf-gcc -g -Wall
                                     main.o -o Light sensor
   @LABO03 ~/Desktop/Projet light sensor/DE0-my first hps-fpga base
 scp Light_sensor root@10.104.210.70:/home/root
Could not create directory '/home/Semi/.ssh'.
The authenticity of host '10.104.210.70 (10.104.210.70)' can't be established.
ECDSA key fingerprint is SHA256:dwbpGGyAksQiqqLe0QwW4CTuT9HRlZgkm2NCKdWKwYA.
Are you sure you want to continue connecting (yes/no)? yes
Failed to add the host to the list of known hosts (/home/Semi/.ssh/known hosts).
oot@10.104.210.70's password:
ight_sensor
                                                                                          100% 8478
                                                                                                        8.3KB/s 00:00
 mi@LABO03 ~/Desktop/Projet light sensor/DE0-my first hps-fpga base
 scp Light_sensor root@10.104.210.70:/home/root
```







5) On PUTTY run the main.c file to see the result of the light

sensor on the screen.

```
COM17 - PuTTY
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
Address reg 1: 0x760f6000.
Address reg 2: 0x760f6010.
Value reg 1 [MSB]: 0.
Value reg 2 [LSB]: 0.
 :oot@socfpga:~#
```





□Code C:

For the software aspect of the sensor reading, a code has been implemented in C (main.c).


It takes the values included in the two registers, the first one corresponding to the most significant byte (MSB) and the second one to the less significant byte (LSB), and concatenate them.

Once the code is run, the brigthness value is displayed on the user's screen using a printf().





Connections made on the Software part board



2 pull-up resistors of 10 kΩ between the 5V/SCL and 5V/SDA.


Hardware part







Results with digital oscilloscope




- ☐ The write and read addresses are correct(0x46 for R/W = `0' and 0x47 for R/W = `1')
- No data received is observed (0x00) because we go directly to the reading operation
 - => need a counter while the sensor is measuring







Test bench of the block light



```
SO-> write mode, i2c_m_addr_wr = DEVICE & '0' and data_to_write = opecode (resolution)
```

S1-> read mode, i2c_m_addr_wr <= DEVICE & `1'

S02-> if busy = '0' then state = Scompteur

Scompteur -> wait 120 ms

S2-> put enable to '0' if i2c_m_val_rdy = '1'

S3-> put the read data in register 1

S4-> wait the i2c_m_val_rdy = '0' to pass to state 5

S5-> put the read data in register 2







ACK error

Conclusion

□ Expected results

- No more NACKs
- View the 2nd register reading on the oscilloscope
- Have the correct brightness display on PUTTY
- ⇒ Modify the position of the counter state?
- ⇒ Review the steps of the I2C driver?





