
System Design and Interfaces (SysML and Hardware)

12ISE

It is essential to know the specification of interfaces being able to design, test and develop a system.

HW/SW architectural design

Today, we look at HW architectural design and interfaces



Interfaces


- Today, we will look at *interfaces*:
 - Interfaces in SysML
 - Specifying HW interfaces in detail
 - Specifying SW interfaces later in course
 - Specifying protocols later in course


— ...

How to specify interfaces using SysML


- 1. Start with context and BDD and IBD diagrams
- 2. Define external ports on the IBD diagram
- 3. Define internal ports on the IBD diagram
- 4. Describe functionality for every block
- 5. Specify requirements to interfaces between parts describe electrical requirements for all ports of all blocks in a table ensure they fit together

1. Measurement Instrument – Context /BDD





2. Measurement Instrument – IBD External Ports



2. External Ports Requirements


Name of Block	Description of function	Port Name	Туре	Port Specification
Measurement Instrument	low voltage sensor signals. The sensor signal is digitized and data stored in memory whenever the input trigger signal is high. Measured sensor data can be transfer to a	220V	AC	200 – 250 V Input current limiter of 100 mA
		Sensor	Analogue	Differential Input Signal Voltage Range -100 to +100 uV peak Impedance 50 Ohm
		Trigger	Digital	5 V trigger input Low when < 0.8 V High when > 2.0 V
connect computer over the USB port.	Computer	USB	USB 2.0	

Examples of different type categories


Signals (Electrical)	Serial (Protocol)	Network (Protocol)	Information (Software)	Supply (Power)	Others
Analogue	USB	Ethernet	File	DC	Force
Digital	RS232	Wireless	Image	AC	Light
Bool	HDMI	Internet	String		Sound
TTL	SPI	Profinet	Barcode		Noise
CMOS	I2C		Bytes		Liquid
	I2S		Data		


Signals (Electrical)

- Ouput voltage with tolerances and maximum current
- Input voltage with tolerances and maximum current
- Output and input impedance has to fit together




Interface with Digital Signals (TTL or CMOS)






2.7 V

ASCII "U" = 85 Decimal = 55 Hexidecimal = 01010101 Binary



3. Internal Connections – Ports < name: type>



4-6. Example of block description and ports

Name of Block	Description of function	Port Name	Туре	Port Specification
Power Converts input AC power to internal DC power supplies		220V	AC	200 – 250 V Input current limiter of 100 mA
		±5V	DC	Dual Supply Voltage Tolerance ±0.2 V, Max. 250 mA
		3V3	DC	Single Supply Voltage Tolerance ±0.3 V, Max. 250 mA
	5V	DC	Single Supply Voltage Tolerance ±0.2 V, Max. 500 mA	
Amplifier	 Amplifies sensor input signal 5000 times amplification. Frequency range 0 – 3 kHz Signal to Noise Ratio better than 65 dBFS 	Power	DC	±5V, Tolerance ±0.3 V, Max. 200 mA
		Sensor	Analogue	Differential Input Signal Voltage Range -100 to +100 uV peak Impedance 50 Ohm
		Out	Analogue	Single Ended Output Signal Voltage Range –500 to +500 mV peak Impedance 500 kOhm

Your turn!

- Specify requirements to ADC and ProcessorBoard
 - 8 kHz sample rate and 24 bits resolution (ADC)
 - Minimum memory size when space for 10 hours recording?
- Specify requirement to all ports

4-6. Example of block description and ports


Name of Block	Description of function	Port Name	Туре	Port Specification
ADC	ADC Analogue to digital converter • 8 kHz sample rate • 24 bits sample	Power	DC	3.0 – 3.4 V, max. 200 mA
		In	Analogue	Single Ended Input Signal Range –500 to +500 mV peak Impedance 500 Ohm
		Out	Serial	SPI or I2S
Processor	Processor Collects digitized sensor signals	Power	DC	4.8 – 5.3 V, max. 600 mA
and store data in memory when trigger input is high. Possible to transfer sensor data over USB port. • Memory 1 GByte • Processor ADI BF706	Sample Data	Serial	SPI or I2S	
	Trigger	Digital	5 V trigger input Low when < 0.8 V High when > 2.0 V	
	Computer	USB	USB 2.0	

Questions

- Verify that the internal DC power interfaces are correct?
- Can you see any problems with the port specifications?
- Verify that the amplifier output fits with the ADC input?
- Can you see any problems with the interface?

Interfaces: Specifying in detail

• SysML interface descriptions using flow specifications are "fine".



 However, at some point, the interface must be described in complete and unambiguous detail.

Specifying in detail: Example

 All information related to timing etc. are absent, so we need a timing diagram to create the HW-SW interface






Figure 6.1: A simple bus example: (a) bus structure, (b) read protocol, (c) write protocol.

Specifying in detail: Timing diagram Your turn


- Specify a timing diagram for an X.10 receiver, including:
 - The 50Hz power signal P_x
 - An signal that toggles when a zero crossing in 50Hz signal is detected (Z_c)
 - A signal which is active whenever 120kHz signal is detected (Rx)
 - Requirements for hold time (T_h)



Specifying in detail: Timing diagram Your turn



Specifying in detail: Another example: I²C



What you can't read from this is...

Specifying in detail: More details

- Specifying a hardware interface in detail will also require a load of other things to be specified:
 - Physical signals and boundaries
 - Inputs and outputs
 - Voltage and frequency limits
 - Standards

– ...

192 and 176.4 via Dual Wire (optional Digital Card required) and			
96, 88.2, 64, 48, 44.1 or 32 kHz			
XLR (2 channels AES/EBU in) 3 x RJ45 proprietary TC LINK			
AES/EBU (24 bit)			
BNC, 75 ohm, 0.6 to 10 Vpp			
2 x 16 character dot matrix			
Menu system / four buttons			
XLR balanced (pin 2+, pin 3-)			
10/3 k Ohm (Balanced/unbalanced)			
+9, +15, +21, +27 dBu			
> 113 dB typ. (unweighted), BW: 20-20kHz			
<-105 dB typ. @ 1 kHz, -3 dBFS			
<-120 dB, 20 Hz to 20 kHz			
24 bit (Dual bit delta sigma sampling at 4.1/5.6/6.1/6.1 MHz)			
2 x RJ45 proprietary TC LINK			