


# **MSYS**

**Microcontroller Systems** 

Lektion 5: Assembly programmering




Version: 6-9-2017, Henning Hargaard

## AVR CPU og maskin - kode

Instruktioner er koder bestående af 0'er og 1'taller!

**ALU foretager** beregninger.

Status register ændres ved <u>nogle</u> beregninger.



## AVR arbejds-registre

Addr.

General Purpose Working

Registers

- W-1	100	Addin
	R0	\$00
	R1	\$01
	R2	\$02
	1616	
Î	R13	\$0D
	R14	\$0E
	R15	\$0F
ii ii	R16	\$10
	B17	\$11
	1616	
Ĭ	R26	\$1A
	R27	\$1B
	R28	\$1C
	R29	\$1D
	R30	\$1E
	R31	\$1F

7

Kaldes også: "General Purpose Registers"

X-register Low Byte
X-register High Byte
Y-register Low Byte
Y-register High Byte
Z-register Low Byte
Z-register High Byte



## Instruktions-grupper

- Aritmetiske og logiske ("regne-instruktioner").
- Branch ("hop-instruktioner").
- Data transfer ("kopiering af data").
- Bit- og bit test –instruktioner.



## LDI (Load Immediate)

### **Description:**

Loads an 8 bit constant directly to register 16 to 31.

### Operation:

(i)  $Rd \leftarrow K$ 

Syntax:

### Operands:

LDI Rd,K  $16 \le d \le 31, \ 0 \le K \le 255$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

1110	KKKK	dddd	KKKK

### Example:

(i)

CLR R31

; Clear Z high byte

LDI R30,0xF0

; Set Z low byte to \$F0

LPM

; Load constant from Program

; memory pointed to by Z



## CLR (Clear register)

#### Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

#### Operation:

(i)  $Rd \leftarrow Rd \oplus Rd$ 

Syntax: Operands: (i) CLR Rd  $0 \le d \le 31$ 

16-bit Opcode: (see EOR Rd,Rd)

0010	01 <b>đ</b> đ	dddd	dddd

#### **Program Counter:**

 $PC \leftarrow PC + 1$ 

### Example:

CLR R18 ; clear r18

LOOP: INC R18 ; increase r18

...

CPI R18,0x50 ; Compare r18 to \$50

BRNE LOOP



## SER (Set all bits in register)

### Description:

Loads \$FF directly to register Rd.

### Operation:

(i) Rd ← \$FF

Syntax: Operands: SER Rd  $16 \le d \le 31$ 

Program Counter:

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

1110	1111	dddd	1111

### Example:

(i)

CLR R16 ; Clear r16

SER R17 ; Set r17

OUT PORTB,R16 ; Write zeros to Port B

NOP ; Delay (do nothing)

OUT PORTB,R17 ; Write ones to Port B

## MOV (Copy Register)

#### **Description:**

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.

#### Operation:

(i)  $Rd \leftarrow Rr$ 

 $\begin{tabular}{lll} \mbox{Syntax:} & \mbox{Operands:} \\ \mbox{(i)} & \mbox{MOV Rd,Rr} & \mbox{$0 \le d \le 31$, $0 \le r \le 31$} \\ \end{tabular}$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

٠.				
	0010	11rd	dddd	rrrr

### Example:

MOV R16,R0 ; Copy r0 to r16 ; Call subroutine ...

CHECK: CPI R16,0x11 ; Compare r16 to \$11 ...

RET ; Return from subroutine



## COM (Ones Complement)

### Description:

This instruction performs a One's Complement of register Rd.

#### Operation:

(i) Rd ← \$FF - Rd

Syntax: Operands:  $0 \le d \le 31$ 

Program Counter:

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1001 010d dddd 0000
---------------------

### Example:

(i)

COM R4 ; Take one's complement of r4

BREQ ZERO ; Branch if zero

. . .

**ZERO:** NOP ; Branch destination (do nothing)



## ADD (Add without Carry)

### **Description:**

Adds two registers without the C Flag and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd + Rr$ 

(i)

Syntax: Operands:

ADD Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1				
	0000	11rd	dddd	rrrr

## Example:

ADD R1,R2

; Add r2 to r1 (r1=r1+r2)

ADD R28,R28

; Add r28 to itself (r28=r28+r28)



## SUB (Subtract without Carry)

### **Description:**

Subtracts two registers and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd - Rr$ 

Syntax:

Operands:

SUB Rd,Rr

 $0 \le d \le 31, \ 0 \le r \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

0001	10rd	dddd	rrrr

### Example:

(i)

**SUB** R13,R12

BRNE NOTEQ

: Subtract r12 from r13

Branch if r12<>r13

. .

NOTEQ: NOP

; Branch destination (do nothing)



## INC (Increment)

#### **Description:**

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

#### Operation:

(i) Rd ← Rd + 1

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1001	010d	dddd	0011

### Example:

CLR R22; clear r22; increment r22

CPI R22,0x4F; Compare r22 to \$4f

BRNE LOOP; Branch if not equal

NOP; Continue (do nothing)



## DEC (Decrement)

#### **Description:**

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

#### Operation:

(i) Rd ← Rd - 1

Syntax: Operands: (i) DEC Rd  $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

|--|

#### Example:

LDI R17,16 ; Load constant in r17

LOOP: ADD R1,R2 ; Add r2 to r1

DEC R17 ; Decrement r17

BRNE LOOP ; Branch if r17<>0

NOP ; Continue (do nothing)



# Test ("socrative.com": Room = MSYS)

Hvilket tal er i R20 efter f
ølgende:

```
SER R20
LDI R19,2
LDI R20,200
ADD R20,R19
INC R20
INC R20
```

A: 200

B: 202


C: 203

D: 204



## **AVR's CPU**

- AVR's CPU
  - ALU
  - 32 General Purpose registers (R0 to R31)
  - PC register
  - Instruction decoder






# A simple program

Write a program that calculates 19 + 95

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20
```





## A simple program

Write a program that calculates 19 + 95 + 5

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

LDI R21, 5 ;R21 = 5


ADD R16, R20 ;R16 = R16 + R20

ADD R16, R21 ;R16 = R16 + R21
```


LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
ADD	R16, R20	;R16 = R16 + R20
LDI	R20, 5	;R20 = 5
ADD	R16, R20	;R16 = R16 + R20



# Data Address Space (Mega32)




# Mega32 data memory



SCHOOL OF ENGINEERING

## Mega2560 data memory



## LDS (Load Direct from Data Space)

#### **Description:**

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The LDS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

(i)  $Rd \leftarrow (k)$ 

Syntax:	Operands:
LDS Rd,k	$0\leq d\leq 31,0\leq k\leq 65535$

#### **Program Counter:**

 $PC \leftarrow PC + 2$ 

#### 32-bit Opcode:

1001	000d	dddd	0000
kkkk	kkkk	kkkk	kkkk

#### Example:

(i)

LDS R2,0xFF00 ; Load r2 with the contents of data space location \$FF00 ADD R2,R1 ; add r1 to r2 STS 0xFF00,R2 ; Write back



## STS (Store Direct to Data Space)

#### **Description:**

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

(i)  $(k) \leftarrow Rr$ 

Syntax:	Operands:
STS k,Rr	$0 \le r \le 31, \ 0 \le k \le 65535$

#### **Program Counter:**

 $PC \leftarrow PC + 2$ 

#### 32-bit Opcode:

1001	001d	dddd	0000
kkkk	kkkk	kkkk	kkkk

#### Example:

(i)

LDS R2,0xFF00 ; Load r2 with the contents of data space location \$FF00 ADD R2,R1 ; add r1 to r2

STS 0xFF00,R2 ; Write back

## IN (Load an I/O Location to Register)

### **Description:**

Loads data from the I/O Space (Ports, Timers, Configuration Registers etc.) into register Rd in the Register File.

#### Operation:

(i)  $Rd \leftarrow I/O(A)$ 

Syntax: (i) IN Rd,A

Operands:

 $0 \le d \le 31, \ 0 \le A \le 63$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1011	0AAd	dddd	AAAA

### Example:

IN R25, PINB

; Read Port B

CPI R25,4

; Compare read value to constant

**BREQ EXIT** 

; Branch if r25=4

. . .

EXIT: NOP

; Branch destination (do nothing)



## **OUT** (Store Register to I/O Location)

#### **Description:**

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.).

#### Operation:

(i)  $I/O(A) \leftarrow Rr$ 

Syntax: (i) OUT A,Rr Operands:

 $0 \le r \le 31, \ 0 \le A \le 63$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1011	1AAr	rrrr	AAAA

### Example:

CLR R16 ; Clear r16

SER R17 ; Set r17

OUT PORTB,R16 ; Write zeros to Port B

NOP ; Wait (do nothing)

OUT PORTB,R17 ; Write ones to Port B



## Assembler Directives .EQU (and .SET)

- .EQU name = value
  - Example:

```
.EQU COUNT = 0x25

LDI R21, COUNT ;R21 = 0x25

LDI R22, COUNT + 3 ;R22 = 0x28
```

- .SET name = value
  - Example:

```
.SET COUNT = 0x25

LDI R21, COUNT ;R21 = 0x25

LDI R22, COUNT + 3 ;R22 = 0x28


.SET COUNT = 0x19

LDI R21, COUNT ;R21 = 0x19
```



## Assembler Directives .INCLUDE

## .INCLUDE "filename.ext"



### Program.asm


```
.INCLUDE "M32DEF.INC"
LDI R20, 10
OUT SPL, R20
```

SCHOOL OF ENGINEERING


HUS


## Assembler Directives .org

.ORG address



## Assembler







# Programmet fra LAB1

```
;******* MSYS, LAB1 *******
;****** Henning Hargaard ******
;****** 14.august 2015 ******
:******* INITIERING ********
                                              :****** DISPLAY R16 *******
  LDI R16, HIGH(RAMEND) ; Initialize Stack Pointer
                                              :****** AND DELAY ********
  OUT SPH,R16
                                              DISP AND DELAY:
  LDI
     R16, LOW(RAMEND)
                                                 MOV R17,R16
  OUT SPL,R16
                                                 OUT PORTB, R17
  SER R16
                     ;PORTB = Outputs
                                                 CLR R17
      DDRB,R16
  OUT
                                                 CLR R18
                                                 LDI R19,100
:****** PROGRAM-LOOP *******
                                              AGATN:
  CLR R16
                                                 DFC R17
LOOP:
            :R17 = 9
                                                 BRNE AGAIN
  LDI R17,9
  ADD R16,R17 ;R16 = R16 + R17
                                                 DEC R18
  CALL DISP_AND_DELAY ;Display R16
                                                 BRNE AGAIN
  JMP LOOP
                    ;Jump to "LOOP"
                                                 DEC R19
                                                 BRNE AGAIN
                                                 RFT
                                              . *****************
```



# Slut på MSYS lektion 5

