




AARHUS  
UNIVERSITY  
SCHOOL OF ENGINEERING

# MSYS

## Microcontroller Systems

### Lektion 6: Status register og delays



# Ubetinget "langt" Jump (JMP)




Figure 3-4. JMP Instruction

JMP IGEN

# Ubetinget "kort" Jump (RJMP)




Figure 3-5. RJMP (Relative Jump) Instruction Address Range

RJMP IGEN

# Indirekte Jump (IJMP)





Figure 3-6. IJMP (Indirect Jump) Instruction Target Address

**Anvendes sjældent !**

```
LDI    R30,0xA5 ;Z register er fysisk det samme
LDI    R31,0x07 ;som R31 og R30 kombineret
IJMP                               ;Hopper til 0x07A5 (= PC)
```

# ALU




ALU'en er mikrocontrollerens "regnemaskine".

Hver gang vi udfører **en instruktion, der involverer ALU'en**, påvirkes nogen meget vigtige bits i status registeret (SREG) !

Hver bit i SREG kaldes "et **flag**".

# Status register SREG



- I-flag : Global interrupt enable (CLI og SEI).
- T-flag : Bit copy mellemlager (BLD og BST).
- H-flag : "Half carry" sættes ved "mente" fra bit 3 til bit 4 i en beregning. Bruges sjældent.
- S-flag : "Sign" kan anvendes ved beregning på negative tal. Afhænger af N- og V-flaget.
- V-flag : "2-komplement overflow" kan anvendes ved beregning på negative tal.
- N-flag : "Negative" indikerer et negativt resultat.
- **Z-flag : "Zero"** sættes, hvis resultatet bliver 0.
- **C-flag : "Carry"** sættes, hvis resultatet giver "mente".

# Hvilke instruktioner bruger ALU'en ?

- Det er ikke alle instruktioner, der bruger regnemaskinen (ALU'en).
- Eksempelvis vil **MOV R12,R16** og **LDI R20,7** ikke påvirke statusregisteret (SREG).
- Eksempler på instruktioner, der påvirker SREG-flagene er :

**INC R17**

**ADD R16,R17**

**DEC R4**



# Her påvirkes status-flagene


Table 2-4: Instructions That Affect Flag Bits

Instruction	C	Z	N	V	S	H
ADD	X	X	X	X	X	X
ADC	X	X	X	X	X	X
ADIW	X	X	X	X	X	
AND		X	X	X	X	
ANDI		X	X	X	X	
CBR		X	X	X	X	
CLR		X	X	X	X	
COM	X	X	X	X	X	
DEC		X	X	X	X	
EOR		X	X	X	X	
FMUL	X	X				
INC		X	X	X	X	
LSL	X	X	X	X		X
LSR	X	X	X	X		
OR		X	X	X	X	
ORI		X	X	X	X	
ROL	X	X	X	X		X
ROR	X	X	X	X		
SEN			1			
SEZ		1				
SUB	X	X	X	X	X	X
SUBI	X	X	X	X	X	X
TST		X	X	X	X	

Note: X can be 0 or 1. (See Chapter 5 for how to use these instructions.)



# Status Register (SREG)



**Table 2-5: AVR Branch (Jump) Instructions Using Flag Bits**

Instruction	Action
BRLO	Branch if C = 1
BRSH	Branch if C = 0
BREQ	Branch if Z = 1
BRNE	Branch if Z = 0
BRMI	Branch if N = 1
BRPL	Branch if N = 0
BRVS	Branch if V = 1
BRVC	Branch if V = 0

**Example: Show the status of the C, H, and Z flags after subtraction of 0x9C from 0x9C in the following**

```
LDI    R20, 0x9C
LDI    R21, 0x9C
SUB    R20, R21           ;subtract R21 from R20
```

**Solution:**

```

$9C   1001 1100
- $9C 1001 1100
-----
$00   0000 0000   R20 = $00
    
```

**C = 0** because R21 is not bigger than R20 and there is no borrow from D8 bit.

**Z = 1** because the R20 is zero after the subtraction.

**H = 0** because there is no borrow from D4 to D3.

# Betingede Jumps (bruger flagene)

**Table 2-5: AVR Branch (Jump) Instructions Using Flag Bits**

Instruction	Action
BRLO	Branch if $C = 1$
BRSH	Branch if $C = 0$
BREQ	Branch if $Z = 1$
BRNE	Branch if $Z = 0$
BRMI	Branch if $N = 1$
BRPL	Branch if $N = 0$
BRVS	Branch if $V = 1$
BRVC	Branch if $V = 0$



# Aritmetiske og logiske instruktioner(1)

Mnemonic	Operands	Description	Operation	Flags	Cycles
ADD	Rd,Rr	Add without Carry	$Rd = Rd + Rr$	Z,C,N,V,H,S	1
ADC	Rd,Rr	Add with Carry	$Rd = Rd + Rr + C$	Z,C,N,V,H,S	1
ADIW	Rd, K	Add Immediate To Word	$Rd+1 : Rd, K$	Z,C,N,V,S	2
SUB	Rd,Rr	Subtract without Carry	$Rd = Rd - Rr$	Z,C,N,V,H,S	1
SUBI	Rd,K8	Subtract Immediate	$Rd = Rd - K8$	Z,C,N,V,H,S	1
SBC	Rd,Rr	Subtract with Carry	$Rd = Rd - Rr - C$	Z,C,N,V,H,S	1
SBCI	Rd,K8	Subtract with Carry Immediate	$Rd = Rd - K8 - C$	Z,C,N,V,H,S	1
AND	Rd,Rr	Logical AND	$Rd = Rd \cdot Rr$	Z,N,V,S	1
ANDI	Rd,K8	Logical AND with Immediate	$Rd = Rd \cdot K8$	Z,N,V,S	1
OR	Rd,Rr	Logical OR	$Rd = Rd \vee Rr$	Z,N,V,S	1
ORI	Rd,K8	Logical OR with Immediate	$Rd = Rd \vee K8$	Z,N,V,S	1
EOR	Rd,Rr	Logical Exclusive OR	$Rd = Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement	$Rd = \$FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement	$Rd = \$00 - Rd$	Z,C,N,V,H,S	1
SBR	Rd,K8	Set Bit(s) in Register	$Rd = Rd \vee K8$	Z,C,N,V,S	1
CBR	Rd,K8	Clear Bit(s) in Register	$Rd = Rd \cdot (\$FF - K8)$	Z,C,N,V,S	1
INC	Rd	Increment Register	$Rd = Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement Register	$Rd = Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Negative	$Rd = Rd \cdot Rd$	Z,C,N,V,S	1
CLR	Rd	Clear Register	$Rd = 0$	Z,C,N,V,S	1
SER	Rd	Set Register	$Rd = \$FF$	None	1

# Aritmetiske og logiske instruktioner(2)


Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">SBIW</a>	<a href="#">RdI, K6</a>	Subtract Immediate from Word	$RdH:RdL = RdH:RdL - K_6$	Z,C,N,V,S	2
<a href="#">MUL</a>	<a href="#">Rd, Rr</a>	Multiply Unsigned	$R1:R0 = Rd * Rr$	Z,C	2
<a href="#">MULS</a>	<a href="#">Rd, Rr</a>	Multiply Signed	$R1:R0 = Rd * Rr$	Z,C	2
<a href="#">MULSU</a>	<a href="#">Rd, Rr</a>	Multiply Signed with Unsigned	$R1:R0 = Rd * Rr$	Z,C	2
<a href="#">FMUL</a>	<a href="#">Rd, Rr</a>	Fractional Multiply Unsigned	$R1:R0 = (Rd * Rr) \ll 1$	Z,C	2
<a href="#">FMULS</a>	<a href="#">Rd, Rr</a>	Fractional Multiply Signed	$R1:R0 = (Rd * Rr) \ll 1$	Z,C	2
<a href="#">FMULSU</a>	<a href="#">Rd, Rr</a>	Fractional Multiply Signed with Unsigned	$R1:R0 = (Rd * Rr) \ll 1$	Z,C	2



# Branch instruktioner (1)

Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">RJMP</a>	<u>k</u>	Relative Jump	$PC = PC + k + 1$	None	2
<a href="#">IJMP</a>	None	Indirect Jump to ( <u>Z</u> )	$PC = Z$	None	2
<a href="#">JMP</a>	<u>k</u>	Jump	$PC = k$	None	3
<a href="#">RCALL</a>	<u>k</u>	Relative Call Subroutine	$STACK = PC + 1, PC = PC + k + 1$	None	3/4*
<a href="#">ICALL</a>	None	Indirect Call to ( <u>Z</u> )	$STACK = PC + 1, PC = Z$	None	3/4*
<a href="#">CALL</a>	<u>k</u>	Call Subroutine	$STACK = PC + 2, PC = k$	None	4/5*
<a href="#">RET</a>	None	Subroutine Return	$PC = STACK$	None	4/5*
<a href="#">RETI</a>	None	Interrupt Return	$PC = STACK$	I	4/5*
<a href="#">CPSE</a>	<u>Rd, Rr</u>	Compare, Skip if equal	if ( $Rd == Rr$ ) $PC = PC + 2$ or $3$	None	1/2/3
<a href="#">CP</a>	<u>Rd, Rr</u>	Compare	$Rd - Rr$	Z, C, N, V, H, S	1
<a href="#">CPC</a>	<u>Rd, Rr</u>	Compare with Carry	$Rd - Rr - C$	Z, C, N, V, H, S	1
<a href="#">CPI</a>	<u>Rd, K8</u>	Compare with Immediate	$Rd - K$	Z, C, N, V, H, S	1
<a href="#">SBRC</a>	<u>Rr, b</u>	Skip if bit in register cleared	if ( $Rr(b) == 0$ ) $PC = PC + 2$ or $3$	None	1/2/3
<a href="#">SBRS</a>	<u>Rr, b</u>	Skip if bit in register set	if ( $Rr(b) == 1$ ) $PC = PC + 2$ or $3$	None	1/2/3
<a href="#">SBIC</a>	<u>P, b</u>	Skip if bit in I/O register cleared	if ( $I/O(P, b) == 0$ ) $PC = PC + 2$ or $3$	None	1/2/3
<a href="#">SBIS</a>	<u>P, b</u>	Skip if bit in I/O register set	if ( $I/O(P, b) == 1$ ) $PC = PC + 2$ or $3$	None	1/2/3
<a href="#">BRBC</a>	<u>s, k</u>	Branch if Status flag cleared	if ( $SREG(s) == 0$ ) $PC = PC + k + 1$	None	1/2
<a href="#">BRBS</a>	<u>s, k</u>	Branch if Status flag set	if ( $SREG(s) == 1$ ) $PC = PC + k + 1$	None	1/2

# Branch instruktioner (2)





Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">BREQ</a>	<u>k</u>	Branch if equal	if(Z==1) PC = PC + k + 1	None	1/2
<a href="#">BRNE</a>	<u>k</u>	Branch if not equal	if(Z==0) PC = PC + k + 1	None	1/2
<a href="#">BRCS</a>	<u>k</u>	Branch if carry set	if(C==1) PC = PC + k + 1	None	1/2
<a href="#">BRCC</a>	<u>k</u>	Branch if carry cleared	if(C==0) PC = PC + k + 1	None	1/2
<a href="#">BRSH</a>	<u>k</u>	Branch if same or higher	if(C==0) PC = PC + k + 1	None	1/2
<a href="#">BRLO</a>	<u>k</u>	Branch if lower	if(C==1) PC = PC + k + 1	None	1/2
<a href="#">BRMI</a>	<u>k</u>	Branch if minus	if(N==1) PC = PC + k + 1	None	1/2
<a href="#">BRPL</a>	<u>k</u>	Branch if plus	if(N==0) PC = PC + k + 1	None	1/2
<a href="#">BRGE</a>	<u>k</u>	Branch if greater than or equal (signed)	if(S==0) PC = PC + k + 1	None	1/2
<a href="#">BRLT</a>	<u>k</u>	Branch if less than (signed)	if(S==1) PC = PC + k + 1	None	1/2
<a href="#">BRHS</a>	<u>k</u>	Branch if half carry flag set	if(H==1) PC = PC + k + 1	None	1/2
<a href="#">BRHC</a>	<u>k</u>	Branch if half carry flag cleared	if(H==0) PC = PC + k + 1	None	1/2
<a href="#">BRTS</a>	<u>k</u>	Branch if T flag set	if(T==1) PC = PC + k + 1	None	1/2
<a href="#">BRTC</a>	<u>k</u>	Branch if T flag cleared	if(T==0) PC = PC + k + 1	None	1/2
<a href="#">BRVS</a>	<u>k</u>	Branch if overflow flag set	if(V==1) PC = PC + k + 1	None	1/2
<a href="#">BRVC</a>	<u>k</u>	Branch if overflow flag cleared	if(V==0) PC = PC + k + 1	None	1/2
<a href="#">BRIE</a>	<u>k</u>	Branch if interrupt enabled	if(I==1) PC = PC + k + 1	None	1/2
<a href="#">BRID</a>	<u>k</u>	Branch if interrupt disabled	if(I==0) PC = PC + k + 1	None	1/2



# Data transfer instruktioner (1)

Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">MOV</a>	<a href="#">Rd,Rr</a>	Copy register	$Rd = Rr$	None	1
<a href="#">MOVW</a>	<a href="#">Rd,Rr</a>	Copy register pair	$Rd+1:Rd = Rr+1:Rr, r,d$ even	None	1
<a href="#">LDI</a>	<a href="#">Rd,K8</a>	Load Immediate	$Rd = K$	None	1
<a href="#">LDS</a>	<a href="#">Rd,k</a>	Load Direct	$Rd = (k)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,X</a>	Load Indirect	$Rd = (X)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,X+</a>	Load Indirect and Post-Increment	$Rd = (X), X=X+1$	None	2*
<a href="#">LD</a>	<a href="#">Rd,-X</a>	Load Indirect and Pre-Decrement	$X=X-1, Rd = (X)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,Y</a>	Load Indirect	$Rd = (Y)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,Y+</a>	Load Indirect and Post-Increment	$Rd = (Y), Y=Y+1$	None	2*
<a href="#">LD</a>	<a href="#">Rd,-Y</a>	Load Indirect and Pre-Decrement	$Y=Y-1, Rd = (Y)$	None	2*
<a href="#">LDD</a>	<a href="#">Rd,Y+q</a>	Load Indirect with displacement	$Rd = (Y+q)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,Z</a>	Load Indirect	$Rd = (Z)$	None	2*
<a href="#">LD</a>	<a href="#">Rd,Z+</a>	Load Indirect and Post-Increment	$Rd = (Z), Z=Z+1$	None	2*
<a href="#">LD</a>	<a href="#">Rd,-Z</a>	Load Indirect and Pre-Decrement	$Z=Z-1, Rd = (Z)$	None	2*
<a href="#">LDD</a>	<a href="#">Rd,Z+q</a>	Load Indirect with displacement	$Rd = (Z+q)$	None	2*

# Data transfer instruktioner (2)

Mnemonic	Operands	Description	Operation	Flags	Cycles
 <a href="#">STS</a>	<a href="#">k,Rr</a>	Store Direct	$(k) = Rr$	None	2*
<a href="#">ST</a>	<a href="#">X,Rr</a>	Store Indirect	$(X) = Rr$	None	2*
<a href="#">ST</a>	<a href="#">X+,Rr</a>	Store Indirect and Post-Increment	$(X) = Rr, X=X+1$	None	2*
<a href="#">ST</a>	<a href="#">-X,Rr</a>	Store Indirect and Pre-Decrement	$X=X-1, (X)=Rr$	None	2*
<a href="#">ST</a>	<a href="#">Y,Rr</a>	Store Indirect	$(Y) = Rr$	None	2*
<a href="#">ST</a>	<a href="#">Y+,Rr</a>	Store Indirect and Post-Increment	$(Y) = Rr, Y=Y+1$	None	2
<a href="#">ST</a>	<a href="#">-Y,Rr</a>	Store Indirect and Pre-Decrement	$Y=Y-1, (Y) = Rr$	None	2
<a href="#">ST</a>	<a href="#">Y+q,Rr</a>	Store Indirect with displacement	$(Y+q) = Rr$	None	2
<a href="#">ST</a>	<a href="#">Z,Rr</a>	Store Indirect	$(Z) = Rr$	None	2
<a href="#">ST</a>	<a href="#">Z+,Rr</a>	Store Indirect and Post-Increment	$(Z) = Rr, Z=Z+1$	None	2
<a href="#">ST</a>	<a href="#">-Z,Rr</a>	Store Indirect and Pre-Decrement	$Z=Z-1, (Z) = Rr$	None	2
<a href="#">ST</a>	<a href="#">Z+q,Rr</a>	Store Indirect with displacement	$(Z+q) = Rr$	None	2
<a href="#">LPM</a>	None	Load Program Memory	$R0 = (Z)$	None	3
<a href="#">LPM</a>	<a href="#">Rd,Z</a>	Load Program Memory	$Rd = (Z)$	None	3
<a href="#">LPM</a>	<a href="#">Rd,Z+</a>	Load Program Memory and Post-Increment	$Rd = (Z), Z=Z+1$	None	3
<a href="#">SPM</a>	None	Store Program Memory	$(Z) = R1:R0$	None	-
 <a href="#">IN</a>	<a href="#">Rd,P</a>	In Port	$Rd = P$	None	1
<a href="#">OUT</a>	<a href="#">P,Rr</a>	Out Port	$P = Rr$	None	1
<a href="#">PUSH</a>	<a href="#">Rr</a>	Push register on Stack	$STACK = Rr$	None	2
<a href="#">POP</a>	<a href="#">Rd</a>	Pop register from Stack	$Rd = STACK$	None	2



# Bit- og Bit Test instruktioner (1)

Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">LSL</a>	<a href="#">Rd</a>	Logical shift left	$Rd(n+1)=Rd(n)$ , $Rd(0)=0$ , $C=Rd(7)$	Z,C,N,V,H,S	1
<a href="#">LSR</a>	<a href="#">Rd</a>	Logical shift right	$Rd(n)=Rd(n+1)$ , $Rd(7)=0$ , $C=Rd(0)$	Z,C,N,V,S	1
<a href="#">ROL</a>	<a href="#">Rd</a>	Rotate left through carry	$Rd(0)=C$ , $Rd(n+1)=Rd(n)$ , $C=Rd(7)$	Z,C,N,V,H,S	1
<a href="#">ROR</a>	<a href="#">Rd</a>	Rotate right through carry	$Rd(7)=C$ , $Rd(n)=Rd(n+1)$ , $C=Rd(0)$	Z,C,N,V,S	1
<a href="#">ASR</a>	<a href="#">Rd</a>	Arithmetic shift right	$Rd(n)=Rd(n+1)$ , $n=0,\dots,6$	Z,C,N,V,S	1
<a href="#">SWAP</a>	<a href="#">Rd</a>	Swap nibbles	$Rd(3..0) = Rd(7..4)$ , $Rd(7..4) = Rd(3..0)$	None	1
<a href="#">BSET</a>	<a href="#">s</a>	Set flag	$SREG(s) = 1$	SREG(s)	1
<a href="#">BCLR</a>	<a href="#">s</a>	Clear flag	$SREG(s) = 0$	SREG(s)	1
<a href="#">SBI</a>	<a href="#">P,b</a>	Set bit in I/O register	$I/O(P,b) = 1$	None	2
<a href="#">CBI</a>	<a href="#">P,b</a>	Clear bit in I/O register	$I/O(P,b) = 0$	None	2
<a href="#">BST</a>	<a href="#">Rr,b</a>	Bit store from register to T	$T = Rr(b)$	T	1
<a href="#">BLD</a>	<a href="#">Rd,b</a>	Bit load from register to T	$Rd(b) = T$	None	1

# Bit- og Bit Test instruktioner (2)

Mnemonic	Operands	Description	Operation	Flags	Cycles
<a href="#">SEC</a>	None	Set carry flag	C = 1	C	1
<a href="#">CLC</a>	None	Clear carry flag	C = 0	C	1
<a href="#">SEN</a>	None	Set negative flag	N = 1	N	1
<a href="#">CLN</a>	None	Clear negative flag	N = 0	N	1
<a href="#">SEZ</a>	None	Set zero flag	Z = 1	Z	1
<a href="#">CLZ</a>	None	Clear zero flag	Z = 0	Z	1
<a href="#">SEI</a>	None	Set interrupt flag	I = 1	I	1
<a href="#">CLI</a>	None	Clear interrupt flag	I = 0	I	1
<a href="#">SES</a>	None	Set signed flag	S = 1	S	1
<a href="#">CLN</a>	None	Clear signed flag	S = 0	S	1
<a href="#">SEV</a>	None	Set overflow flag	V = 1	V	1
<a href="#">CLV</a>	None	Clear overflow flag	V = 0	V	1
<a href="#">SET</a>	None	Set T-flag	T = 1	T	1
<a href="#">CLT</a>	None	Clear T-flag	T = 0	T	1
<a href="#">SEH</a>	None	Set half carry flag	H = 1	H	1
<a href="#">CLH</a>	None	Clear half carry flag	H = 0	H	1
<a href="#">NOP</a>	None	No operation	None	None	1
<a href="#">SLEEP</a>	None	Sleep	See instruction manual	None	1
<a href="#">WDR</a>	None	Watchdog Reset	See instruction manual	None	1



# NOP (No Operation)

## Description:

This instruction performs a single cycle No Operation.

### Operation:

- (i) No

### Syntax:

- (i) NOP

### Operands:

None

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

0000	0000	0000	0000
------	------	------	------

## Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	–	–	–	–	–

## Example:

```
CLR R16      ; Clear r16
SER R17      ; Set r17
OUT PORTB,R16 ; Write zeros to Port B
NOP          ; Wait (do nothing)
OUT PORTB,R17 ; Write ones to Port B
```

Words: 1 (2 bytes)

Cycles: 1


# Time delay: Eksempel

		<u>machine cycle</u>
LDI	R16, 19	1
LDI	R20, 95	1
LDI	R21, 5	1
ADD	R16, R20	1
ADD	R16, R21	<u>1</u>
		5



# Time delay: Eksempel

		<u>machine cycle</u>	
	LDI	R16, 100	1
AGAIN:	ADD	R17,R16	1 *100
	DEC	R16	1 *100
	BRNE	AGAIN	1 / 2 *100

Branch penalty

# Time delay: Eksempel

		<u>machine cycle</u>	
	LDI	R16, 50	1
AGAIN:	NOP		1 * 50
	NOP		1 * 50
	DEC	R16	1 * 50
	BRNE	AGAIN	1 / 2 * 50

# Time delay: Eksempel

		<u>machine cycle</u>
	LDI R17, 20	1
L1:	LDI R16, 50	1 * 20
L2:	NOP	1 * 20 * 50
	NOP	1 * 20 * 50
	DEC R16	1 * 20 * 50
	BRNE L2	1 / 2 * 20 * 50
	DEC R17	1 * 20
	BRNE L1	1 / 2 * 20

# Kode fra LAB2

```
;***** DELAY *****  
DELAY:  
    CLR    R17  
    LDI    R18,200    ;Stort tal = lang forsinkelse  
AGAIN:  
    DEC    R17  
    BRNE   AGAIN  
    DEC    R18  
    BRNE   AGAIN  
    RET  
;*****
```

**OPGAVE:** Hvor stor er tidsforsinkelsen i DELAY-funktionen?  
Svar på "socrative.com": Room = MSYS



# Kode fra LAB1


```
;***** DISPLAY R16 *****  
;***** AND DELAY *****  
DISP_AND_DELAY:  
    MOV    R17,R16  
    OUT    PORTB,R17  
    CLR    R17  
    CLR    R18  
    LDI    R19,100  
AGAIN:  
    DEC    R17  
    BRNE   AGAIN  
    DEC    R18  
    BRNE   AGAIN  
    DEC    R19  
    BRNE   AGAIN  
    RET  
;*****
```

**OPGAVE:** Hvor stor er tidsforsinkelsen i alt ?

Svar på "socrative.com": Room = MSYS




# Simulatorens stopur (og cycle counter)



Name	Value
Program Counter	0x00000001
Stack Pointer	0x21FF
X Register	0x0000
Y Register	0x0000
Z Register	0x0000
Status Register	I T H S V N Z C
Cycle Counter	1
Frequency	16,000 MHz
Stop Watch	0,06 µs


# Oplæg til LAB3



# Oplæg til LAB3

Tone	Frekvens	$T = 1/f$	$T/2$	$(T/2)/(4\mu s)$
<b>c</b>	523,25 Hz	1911 $\mu s$	956 $\mu s$	239
<b>D</b>	587,33 Hz	1792 $\mu s$	851 $\mu s$	213
<b>E</b>	659,26 Hz	1517 $\mu s$	758 $\mu s$	190
<b>F</b>	698,46 Hz	1432 $\mu s$	716 $\mu s$	179
<b>G</b>	783,99 Hz	1276 $\mu s$	638 $\mu s$	160
<b>A</b>	880,00 Hz	1136 $\mu s$	568 $\mu s$	142
<b>H</b>	987,77 Hz	1012 $\mu s$	506 $\mu s$	127
<b>C</b>	1046,50 Hz	956 $\mu s$	478 $\mu s$	120

*Tabel 1: Frekvenserne + beregninger for en C dur skala.*



# Slut på lektion 6

