Phase 3 Report

Luka Gobovic - 20215231

Daniel Joseph - 20217305

ELEC 374

March 24, 2023

Academic Integrity Statement

We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material.

What Was Built Upon

The group did not add any extra functionality other than what was requested in the Phase 3 document. The only other aspect that was tweaked was that each of the instructions only ran for how ever many signals were present in its original control sequence. So for example, move from high only had one extra cycle after the fetch and decode. This way we avoided having extra idle cycles. Additionally, the group needed to add extra delays between each sequence to ensure that registers were correctly capturing newly updated data, and that the RAM also functioned as expected.

Simulation Waveforms

Included below are a series of ModelSim outputs for the set of instructions outlined in 3.2 of the lab procedure. The screenshots include the contents of the PC, IR, MAR, MDR, HI, LO and RO to R15 registers, and how each are effected by each instruction can be seen. The IR shows the current instructions being executed. The figure captions below each of the images outlines which instructions are currently being displayed on the waveforms.




Figure 1: The waveform for instructions 1 (Idi R1, 2) to 5 (Id R1, 1(R2)).

□ - ◇ phase3		(phase3)												
∜ /phase3_tb/dk	0		mmmm	Monoon	\mathbf{M}								MMMMM	nnnnn
—∜ /phase3_tb/rst	0													
—∜ /phase3_tb/stop	x				+									
	80000009	(0000)0 (99.		0000007)09	9 () ()(00	<u> </u>	()0)0	. <u>(</u> 0)d000	0000 (0	9b X X	0000000d	19 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	063	(=)(=)(0
	0a	01 (13		χα	1	00		1a		(13		03)0с	
ı ✓ /phase3_tb/DUT/R0/q	00000002	00000002												
ı́±-🥠 /phase3_tb/DUT/R1/q	80000009	00000026												
ı́±-🥠 /phase3_tb/DUT/R2/q	00000051	00000051												
ı_+ /phase3_tb/DUT/R3/q	000000bc	000000069),000	00006b						X(00000bc	
ı́±-🥠 /phase3_tb/DUT/R4/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/R5/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/R6/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/R7/q	00000006	00000000					(0)	0000055						
ı_+ /phase3_tb/DUT/R8/q	00000000	00000000												
ı±- ,phase3_tb/DUT/R9/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/R10/q	00000000	00000000												
ı_+ /phase3_tb/DUT/R11/q	00000000	00000000												
ı±- , phase3_tb/DUT/R12/q	00000000	00000000												
ı_+ /phase3_tb/DUT/R13/q	00000000	00000000												
ı±-4₄ /phase3_tb/DUT/R14/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/R15/q	00000000	00000000												
ı_+ /phase3_tb/DUT/HI_reg/q	00000000	00000000												
ı_+ /phase3_tb/DUT/LO_reg/q	00000000	00000000												
ı́±-🥠 /phase3_tb/DUT/IR/q	50880000	09800069 (99	980004	χo	9980002	039ff	fd)d00	00000	9b900002		19918000	63	b80002
🛓 -🔩 /phase3_tb/DUT/PC_reg/newPC	00000013	00000006	00000	0000007	80000000	(00	0000009		0000000a	00000)0000000d	0000000	9	000000
📥 👍 /phase3_tb/DUT/MDR/q	50880000	09800069 ()9998	0004	()099	80002	039ffffd	()(0000	0()d00000	00 ()9	900002	()(1	9918000	()63b8(0002
📥 👍 /phase3_tb/DUT/MAR/q	00000012	00000)0000000	6	00000007		80000000	()000000	68)00000009	0000	0000a	0000000d		0000000)e
📥 👍 /phase3_tb/DUT/ramModule/data_out	50880000	09800069 (99980	04	09980002		039ffffd	()00000	055)d00000	0 <u>(</u> 9b)	900002	19918000		63b800	002
	00000000 0000	00000000 000000	0000000	0 00000000 00	00000 00000	000 0000000	0 00000000 0	000 000000	00000 00000	0000000	00000000	000000 00000	000 000000	00 00000

Figure 2: The waveforms starting with instruction 6 (Idi R3, \$69), and ending with instruction 14 at target (add R3, R2, R3).

■→ phase3		(phase3)												
—∜ /phase3_tb/dk					0000000000			40000000000						
— → /phase3_tb/rst	0													
—◆ /phase3_tb/stop														
+ /phase3_tb/bus_contents	11880060			3 ()(00)		<u>) (00)(0</u>	(50)		8		<u> e0)0.</u>			1 ()(0)(0
	02	0c (11	Χ	12	Od.		0a	(0€		08		07		02
	00000002	00000002												
T W" - ' ' '	80000000	00000026						80000009						
📮-🚣 /phase3_tb/DUT/R2/q	000000be	00000051											0000002f	
📮 🔩 /phase3_tb/DUT/R3/q	000000bc	000000bc												
📮-🚣 /phase3_tb/DUT/R4/q	00000000	0000000												
🟚-🚣 /phase3_tb/DUT/R5/q	00000000	0000000												
🟚-🔩 /phase3_tb/DUT/R6/q	00000000	0000000												
📺 -🚣 /phase3_tb/DUT/R7/q	e0000007	00000057	ffffffa9	0000	0056	0000000	6		800	0001d	e00000	07		
🟚 🔩 /phase3_tb/DUT/R8/q	00000000	0000000												
ı́g्∕_ /phase3_tb/DUT/R9/q	00000000	0000000												
🟚 🔩 /phase3_tb/DUT/R10/q	00000000	0000000												
📥 🚣 /phase3_tb/DUT/R11/q	00000000	0000000												
🛓-🚣 /phase3_tb/DUT/R12/q	00000000	0000000												
🛓-🔩 /phase3_tb/DUT/R13/q	00000000	0000000												
🛓-🔩 /phase3_tb/DUT/R14/q	00000000	0000000												
🙀 👍 /phase3_tb/DUT/R15/q	00000000	0000000												
🛓-🔩 /phase3_tb/DUT/HI_reg/q	00000000	0000000												
🛨-🚣 /phase3_tb/DUT/LO_reg/q	00000000	0000000												
🗖-🔩 /phase3_tb/DUT/IR/q	11880060	63b80002)8bb800	00)	93b80000	6bb800	0f	50880000	7:	888001c	43b80	0000	39180000		11000052
🛨-🚣 /phase3_tb/DUT/PC_reg/newPC	0000001a	0000000f (000	000010	00000011	(000	00012	(000000	13	00000014)(0	0000015	(00000	016	00000017
🛓 🚣 /phase3_tb/DUT/MDR/q	11880060	63b80002) 8bb80000	()93b	80000	()6bb8000f	XX	50880000	7388	001c	()43b8000	0)	39180000	()(11	000052
🛓-🚣 /phase3_tb/DUT/MAR/q	0000001a	0000)0000000f	(00000	010	00000011	(00)	00012	(000000	13	00000014)(0	0000015	(00000	016 (000
🛨-🚣 /phase3_tb/DUT/ramModule/data_out	11880060	63b80002)8bb80000)93b8	0000	6bb8000f),5	0880000	73880	01c	(43b80000)	39180000	(110	00052
phase3_tb/DUT/ramModule/RAM	00000000 0000	00000000 000000000	00000000 000	00000 00000	000 00000000	000000000	000000 0000	0000 000000	00000000	00000000 00	00000 0000	0000 0000000	0 000000000	00000000 00

Figure 3: The waveforms for the instruction starting with addi R7, R7, 2 to instruction 22 (shr R2, R3, R0).

□-→ phase3		(phase3)													
—◆ /phase3_tb/dk	1					nnnnnn									nnnnnnnnn
—♦ /phase3_tb/rst	0														
—♦ /phase3_tb/stop	x														
ı́± /phase3_tb/bus_contents	00000000	(0)(0000)(0)59) ()(0	0/0/31	.) ()(0)	0 (28)))00)0	(11)	0000)0.	. (21)	00)0)	48 () (0	. (0 (0a	((0000)))0a))000
📥 -🔷 /phase3_tb/operation	18	02	0b	06		05		02		04		09	01		
📥 -🚣 /phase3_tb/DUT/R0/q	00000002	00000002													
📥 -🐪 /phase3_tb/DUT/R1/q	000002f8	80000009					0000000	8)(0(00002f8		
ı́q- /phase3_tb/DUT/R2/q	000000be	0000002f		000000bc	0000	00be									
📥 -🚣 /phase3_tb/DUT/R3/q	00000002	000000bc									00000002				
📥 -🚣 /phase3_tb/DUT/R4/q	00000006	00000000												(0000	0006
iada_ diphase3_tb/DUT/R5/q	00000032	00000000													
ı́q- /phase3_tb/DUT/R6/q	00000000	00000000													
📥 -🚣 /phase3_tb/DUT/R7/q	e0000007	e0000007													
📥 -🚣 /phase3_tb/DUT/R8/q	00000000	00000000													
📥 -🐪 /phase3_tb/DUT/R9/q	00000000	00000000													
📥 -😓 /phase3_tb/DUT/R10/q	00000000	00000000													
ı́±-🦫 /phase3_tb/DUT/R11/q	00000000	00000000													
🛓 -🔩 /phase3_tb/DUT/R12/q	00000000	00000000													
🛓 🔩 /phase3_tb/DUT/R13/q	00000000	00000000													
🛓-🔩 /phase3_tb/DUT/R14/q	00000000	00000000													
🛓 -🔩 /phase3_tb/DUT/R15/q	00000000	00000000													
🛓 🔩 /phase3_tb/DUT/HI_reg/q	00000000	00000000													
🛓-🔩 /phase3_tb/DUT/LO_reg/q	0000012c	00000000													
🛓-🔩 /phase3_tb/DUT/IR/q	c3800000	11000052	59100000	31	180000	289080	00	11880060		21918000		48900000	0a0(0006	(0a800032
📥-🔩 /phase3_tb/DUT/PC_reg/newPC	00000021	00000017	000000	18	00000019	000	00001a	000000	1b	(0000		00000010		0000001e	(000000
ı dır. dilik dili	c3800000	110 ()00000()5	9100000	()31180	0000	28908000	XX	11880060	()00000	21918000	()48	900000	()0a0000	06	()0a800032
ı́g- /phase3_tb/DUT/MAR/q	00000020	0 00000052 0000	00017	0000001	8	00000019	000	00001a	00000068	000001b	(0000	001c	00000010		0000001e
📥 🔩 /phase3_tb/DUT/ramModule/data_out	c3800000	11) 000)59	100000	311800	00	28908000	(1	1880060	()()(000)	21918000	489	00000	(0a00000	6	0a800032
/phase3_tb/DUT/ramModule/RAM	00000000 0000	000000)00000000	00000000 000	00000 00000	000 00000000	00000000	0000000 0000	00000 000000	0)0000000	0 00000000	00000000 00	00000 00000	000000000	000000000	0000000 0000000

Figure 4: The waveforms for instructions 22 (st \$52, R2) to instruction 30 (ldi r4, 6).

□→ phase3		(phase3)														
/phase3_tb/dk	0	- ninnananin	innadananananai	nnnnnnnn	danaanaan	naaaaaaaaaaa	nnnnnnn	nnananana	nnnnnnnn	innanananar	innnnnnnn	danananana	lanananana	Innananana	daanaanaan	ananana
/phase3_tb/rst	0															فنفنف
	x															
+/>/phase3_tb/bus_contents	0000012d	()0000)	0)7a)	00	3 (0)() (db)00	(0)82)	() (00	0 (0c)	(00)0)0c))	00)0)0c) ()(0	0 0d	00000000 0.	(ad)
	03	01	Of		18	(19	(10		01							15
+-4s /phase3_tb/DUT/R0/q	00000002	00000002														
	000002f8	000002f8														
	000000be	000000be														
	00000002	00000002														
	00000006	00000006														
	00000032	000)0000	00032													
/phase3_tb/DUT/R6/q	0000012c	00000000				(00)	00012c									
📥-🚣 /phase3_tb/DUT/R7/q	00000000	e0000007			(0000)	0000										
	00000005	00000000								0000000	5					
±-4 /phase3_tb/DUT/R9/q	0000001f	00000000										0000001f				
📥-🚣 /phase3_tb/DUT/R10/q	0000012c	00000000											(000	0012c		
📥-🔩 /phase3_tb/DUT/R11/q	00000000	00000000														
🛨-🤙 /phase3_tb/DUT/R12/q	00000000	00000000														
🛓-👍 /phase3_tb/DUT/R13/q	00000131	00000000														
🛨-🚣 /phase3_tb/DUT/R14/q	00000000	00000000														
	00000028	00000000														
🛨 🔩 /phase3_tb/DUT/HI_reg/q	00000002	00000000		()00000000				()(000	00002							
📥-👍 /phase3_tb/DUT/LO_reg/q	00000008	00000000	()	0000012c				()(00000)	008							
🛓-🚣 /phase3_tb/DUT/IR/q	1ec50000	0a800032	7aa00000		c3800000	сь000000	82a00	000	0c27ff	f	0cafffed)(0	d300000	(0db8	0000	ad000
	0000012d	0000001f	000000	20	000000	21 (00000	022 (0	0000023	(00)	00024	(00000)	025	00000026)(0000027	(0.
- ф- dase3_tb/DUT/MDR/q	0000012d	0a800032	(),7aa00000),) <u>c</u> 3	800000	Дсь000000	()82a0000	0) Oc27ffff	XX	Ocafffed	()(Od3	00000)()0db800	00))ad00000
📥-🚣 /phase3_tb/DUT/MAR/q	0000012d	0000001e	0000001f	0000	0020	00000021	00000022		00000023	(000	00024	(00000	25	00000026)(0	00000027
📥 🔩 /phase3_tb/DUT/ramModule/data_out	264d8000	0a800032	/7aa00000	c38	00000	ДЬ000000	82a00000		0c27ffff	(0,	afffed	0d30	000	0db8000	0	ad000000
-/-/phase3_tb/DUT/ramModule/RAM	00000000 0000	000000000	0000000 0000000	000000000	0000000000	000000 000000	00 00000000	00000000 00	00000 0000	000000000	0 00000000	00000000 000	00000 00000	0000000	0 00000000 0) 0 000000 0

Figure 5: The waveforms for instruction 30 (ldi R5, \$32) to instruction 38 (ldi R10, O(R6)).

- *										
■→ phase3		(phase3)]						
—∳ /phase3_tb/dk	1	mmmhmmmm	Արսսսսսսսս						40000000000	100000000
— ∜ /phase3_tb/rst	0									
—∜ /phase3_tb/stop	х									
📺-🧇 /phase3_tb/bus_contents	d8000000) 0000012c (1∈	:)()()(0	D (26)) 00	26	0)0)a7	0000002	3)d8000000	
📺-🧇 /phase3_tb/operation	1b	15 0	3	04			14	1	/1b	
iig- /phase3_tb/DUT/R0/q	00000002	00000002								
🛓-🔩 /phase3_tb/DUT/R1/q	000002f8	000002 f 8								
🛓-🔩 /phase3_tb/DUT/R2/q	000000be	000000be								
ı́g-4₃ /phase3_tb/DUT/R3/q	00000002	000000002								
iij-4₃ /phase3_tb/DUT/R4/q	00000006	00000006								
ı́g-4₄ /phase3_tb/DUT/R5/q	00000032	00000032								
ı́g-4₄ /phase3_tb/DUT/R6/q	0000012c	0000012c								
ı́g-4₄ /phase3_tb/DUT/R7/q	00000000	00000000								
ı́g-4₄ /phase3_tb/DUT/R8/q	00000005	00000005								
ı́g-4₃ /phase3_tb/DUT/R9/q	0000001f	0000001f								
ı́g-4₄ /phase3_tb/DUT/R10/q	0000012c	0000012c								
ı́g-4₄ /phase3_tb/DUT/R11/q	00000000	00000000								
ı́g-4₄ /phase3_tb/DUT/R12/q	0000001f	00000000			0000001	f				
🛓-🚣 /phase3_tb/DUT/R13/q	00000112	00000000	(000	00131			00000112			
🛓-🚣 /phase3_tb/DUT/R14/q	00000000	00000000								
🛓-👍 /phase3_tb/DUT/R15/q	00000028	0)00000028								
🛓-🚣 /phase3_tb/DUT/HI_reg/q	00000002	00000002								
📥-🚣 /phase3_tb/DUT/LO_reg/q	00000008	00000008								
📥-🚣 /phase3_tb/DUT/IR/q	d8000000	ad000000 (1	e¢50000	264d80	00	26ee0000)a	7800000	d8000000	
🛓-🚣 /phase3_tb/DUT/PC_reg/newPC	00000029	0 (0000012c	0000012d	(000	0012e	000001	2f	()()(000000)	28)000000	29
	d8000000	ad000000 ()1ec	50000) 264d8000	XX	26ee0000	()a780	00000	d8000000	
📥 🚣 /phase3_tb/DUT/MAR/q	00000028	00000027 (00000	12c	0000012d	(00)	0012e	000001	2f)00	000028	
📥 🚣 /phase3_tb/DUT/ramModule/data_out	d8000000	ad000000 (1ec5)	0000	264d8000	(2	ee0000	a7800)000)d	\$000000	
+- /phase3_tb/DUT/ramModule/RAM	00000000 0000	00000000 0000000	0 00000000 00	00000 00000	000 0000000	0 00000000	0000000 0000	00000 00000	000000000	00000000 00

Figure 6: The waveforms for instruction 38 (Idi R11, O(R7)) to the last instruction (jr R15). After this instruction 41 (halt) is executed.

RAM Contents After Execution

.	000000bc	000000bc
<u>+</u> -4> [103]	00000000	00000000
<u>+</u> -4> [102]	00000000	00000000
<u>+</u> -4> [101]	00000000	00000000
<u>+</u>	00000000	00000000
<u>+</u>	00000000	00000000
<u>+</u>	00000000	00000000
<u>+</u> - ∜ [97]	00000000	00000000
±- → [96]	00000000	00000000
± /> [95]	00000000	00000000
.	00000000	00000000
±- → [93]	00000000	00000000
±- → [92]	00000000	00000000
<u>+</u> - ∜ [91]	00000000	00000000
±- → [90]	00000000	00000000
<u>+</u>	00000000	00000000
<u>+</u>	00000000	00000000
<u>+</u> - → [87]	00000000	00000000
+ - → [86]	00000000	00000000
.	00000000	00000000
.	00000000	00000000
.	00000000	00000000
÷- > [82]	0000002f	0000002f
- [0.4]	100000000	

Locations are in decimal, so 104 would be hex \$68, 82 would be \$52, both the locations specified by the store instruction.

RAM Contents Before

1	08800002				
2	08080000				
3	01000068				
4	0917FFFC				
5	00900001				
6	09800069				
7	99980004				
8	09980002				
9	039FFFFD				
10	D0000000				
11	9B900002				
12	9000005				
13	09880002	83	26		
14	19918000				
15	63B80002	84	0		
16	8BB80000	85	0		
17 18	93B80000 6BB8000F	86	0		
19	50880000	87	0		
20	7388001C	88	0		
21	43B80000		_		
22	39180000	89	0		
23	11000052	90	0		
24	59100000	91	0		
25	31180000	92	0		
26	28908000	93	0		
27	11880060	94	0		
28	21918000		_		
29	48900000	95	0		
30	0A000006	96	0		
31	0A800032	97	0		
32	7AA00000	98	0		
33	C3800000	99	0		
34	CB000000		_		
35	82A00000	100	0	300	
36	0C27FFFF	101	0	301	1EC50000
37	OCAFFFED	102	0	302	264D8000
38	0D300000	103	0	303	26EE0000
39	0DB80000	104	0	304	A7800000
40	AD000000		_	305	
41	D8000000	105	55	305	0

Verilog Code

This section only includes revised or newly added code, refer to phase 1 and 2 reports for other code.

Control Unit

```
`timescale lns/10ps
Imodule control unit (
      output reg IncPC, CONin, ramWE, MDRin, MDRout, MARin, IRin, Read, Rin, Rout, Gra, Grb, Grc,
       HIin, LOin, ZHighIn, ZLowIn, Yin, PCin, InPort_enable, OutPort_enable,
      InPortout, PCout, Yout, ZLowout, ZHighout, LOout, HIout, BAout, Cout, run,
      output reg [15:0] R enableIn,
       input [31:0] IR,
      input clk, rst, stop
 parameter reset_state= 8'b00000000, fetch0 = 8'b00000001, fetch1 = 8'b00000010, fetch2= 8'b00000011,
                  div5 = 8'b00010000, div6 = 8'b00010001, or3 = 8'b00010010, or4 = 8'b00010011, or5 = 8'b00010100, and3 = 8'b00010111,
                  and4 = 8'b00010110, and5 = 8'b00010111, sh13 = 8'b00011000, sh14 = 8'b00011001, sh15 = 8'b00011010, shr3 = 8'b00011011,
                  shr4 = 8'b00011100, shr5 = 8'b0001101, rol3 = 8'b00011110, rol4 = 8'b00011111, rol5 = 8'b00100000, ror3 = 8'b00100001, ror4 = 8'b00100010, ror5 = 8'b00100011, neg3 = 8'b00100100, neg4 = 8'b00100101, neg5 = 8'b00100110, not3 = 8'b00100111, not4 = 8'b00101000, not5 = 8'b00101001, ld3 = 8'b00101010, ld4 = 8'b00101011, ld5 = 8'b00101100, ld6 = 8'b00101101,
                  1047 = 8'b00101100, ldi3 = 8'b00101111, ldi4 = 8'b00110000, ldi5 = 8'b00110001, st3 = 8'b00110100, st4 = 8'b0011011, st5 = 8'b00110100, st6 = 8'b00110101, st7 = 8'b00110101, addi3 = 8'b0011011, addi4 = 8'b0011000, addi5 = 8'b0011001, andi3 = 8'b0011010, andi4 = 8'b0011010, andi4 = 8'b0011010, andi4 = 8'b0011010, andi5 = 8'b00111010, ori3 = 8'b00111010, ori4 = 8'b0011110, ori5 = 8'b00111111, br3 = 8'b01000000, br4 = 8'b01000010, br5 = 8'b01000001, br6 = 8'b01000001, br7 = 8'b1111111, jr3 = 8'b01001000, ja13 = 8'b01001010, ja14 = 8'b0100110, mfh3 = 8'b01000111, mfh03 = 8'b01001000, in3 = 8'b01001010, out3 = 8'b01001010, andi3 = 8'b01
                   shra4 = 8'bl1000010, shra5 = 8'bl1000011;
 reg [7:0] present state = reset state; // adjust the bit pattern based on the number of states
always @(posedge clk, posedge rst, posedge stop) // finite state machine; if clock or reset rising-
 if (rst == 1'b1)
     present_state = reset_state;
 if (stop == 1'bl)
     present_state = halt3;
 else case (present state)
     reset_state : present_state = #40 fetch0;
     fetch0 : #40 present_state = fetch1;
fetch1 : #40 present_state = fetch2;
     fetch2
                                : #40 present_state = fetch2a;
                                             : #40 present_state = fetch3;
                fetch2a
                 fetch3
                                             : #20 begin
                            case (IR[31:27]) // inst. decoding based on the opcode to set the next state
                                  5'b00011 : present_state = add3; // this is the add instruction
                                   5'b00100 : present_state = sub3;
                                   5'b00101 : present_state = and3;
                                  5'b00110 : present_state = or3;
                                  5'b01111 : present_state = mul3;
                                  5'bl0000 : present_state = div3;
                                  5'b01001 : present_state = sh13;
                                  5'b00111 : present_state = shr3;
                                  5'b01000 : present_state = shra3;
                                   5'b01011 : present_state = rol3;
                                   5'b01010 : present_state = ror3;
                                  5'bl0001 : present_state = neg3;
                                   5'bl0010 : present_state = not3;
                                   5'b000000 : present_state = 1d3;
                                   5'b00001 : present_state = 1di3;
                                  5'b00010 : present_state = st3;
                                   5'b01100 : present_state = addi3;
                                   5'b01101 : present_state = andi3;
                                   5'b01110 : present_state = ori3;
                                  5'bl0011 : present_state = br3;
                                   5'bl0100 : present state = jr3;
                                   5'b10101 : present state = jal3;
                                  5'bl1000 : present state = mfhi3;
                                  5'bl1001 : present state = mflo3;
                                   5'bl0110 : present state = in3;
                                   5'b10111 : present state = out3;
```

```
5'bl0111 : present_state = out3;
                  5'bl1010 : present state = nop3;
                  5'bl1011 : present_state = halt3;
               endcase
            end
         add3
                        : #40 present_state = add4;
         add4
                        : #40 present_state = add5;
                       : #40 present state = reset state;
         add5
         addi3
                        : #40 present_state = addi4;
                       : #40 present_state = addi5;
: #40 present_state = reset_state;
         addi4
         addi5
         sub3
                        : #40 present state = sub4;
         sub4
                        : #40 present_state = sub5;
                        : #40 present_state = reset_state;
         sub5
         m1113
                        : #40 present_state = mul4;
         mul4
                        : #40 present state = mul5;
                        : #40 present state = mul6;
         mul6
                        : #40 present_state = reset_state;
         div3
                        : #40 present_state = div4;
         div4
                        : #40 present state = div5;
         div5
                        : #40 present_state = div6;
                        : #40 present_state = reset_state;
         or3
                        : #40 present_state = or4;
         or4
                        : #40 present_state = or5;
                        : #40 present_state = reset_state;
         or5
                        : #40 present state = and4;
                        : #40 present_state = and5;
: #40 present_state = reset_state;
         and4
         and5
         shl3
                        : #40 present_state = shl4;
         shl4
                        : #40 present state = shl5;
         sh15
                        : #40 present state = reset state;
shr3
              : #40 present_state = shr4;
shr4
               : #40 present_state = shr5;
              : #40 present state = reset state;
              : #40 present_state = shra4;
shra3
              : #40 present_state = shra5;
shra4
                 : #40 present_state = reset_state;
shra5
rol3
              : #40 present_state = rol4;
rol4
               : #40 present_state = rol5;
rol5
              : #40 present state = reset state;
ror3
              : #40 present state = ror4;
              : #40 present_state = ror5;
ror4
              : #40 present_state = reset_state;
ror5
neg3
               : #40 present_state = neg4;
               : #40 present_state = reset_state;
neg4
not3
              : #40 present state = not4;
              : #40 present_state = reset_state;
not4
              : #40 present_state = 1d4;
1d3
1.44
               : #40 present_state = 1d5;
1d5
               : #40 present_state = 1d6;
1d6
               : #40 present_state = 1d7;
1d7
              : #40 present state = reset state;
ldi3
              : #40 present state = ldi4;
              : #40 present_state = ldi5;
ldi4
              : #40 present_state = reset_state;
1di5
st3
              : #40 present_state = st4;
st4
               : #40 present_state = st5;
              : #40 present_state = st6;
              : #40 present_state = st7;
st6
              : #40 present_state = reset_state;
st7
```

```
andi3
               : #40 present state = andi4;
 andi4
               : #40 present_state = andi5;
 andi5
               : #40 present_state = reset_state;
 ori3
               : #40 present_state = ori4;
                : #40 present_state = ori5;
 ori4
               : #40 present state = reset state;
 ori5
 jal3
               : #40 present_state = jal4;
 jal4
                : #40 present_state = reset_state;
 jr3
                : #40 present state = reset state;
               : #40 present_state = br4;
 br3
                : #40 present_state = br5;
 br4
                : #40 present state = br6;
 br6
               : #40 present state = br7;
               : #40 present_state = reset_state;
 br7
 out3
                : #40 present state = reset state;
                : #40 present_state = reset_state;
 in3
 mflo3
                : #40 present state = reset state;
 mfhi3
                : #40 present_state = reset_state;
 nop3
                : #40 present state = reset state;
always @(present state) begin // do the job for each state
  case (present state) // assert the required signals in each state
     reset state: begin
        run <= 1;
         R enableIn <= 0;
         PCout <= 0; ZLowout <= 0; MDRout <= 0;
           MARin <= 0; ZHighIn <= 0; ZLowIn <= 0; CONin<=0;
           InPort_enable<=0; OutPort_enable<=0;</pre>
           PCin <=0; MDRin <= 0; IRin <= 0;
           Yin <= 0; IncPC <= 0; ramWE <=0;
           Gra<=0; Grb<=0; Grc<=0; BAout<=0; Cout<=0;
           InPortout<=0; ZHighout<=0; LOout<=0; HIout<=0;</pre>
           HIin<=0; LOin<=0; Rout<=0; Rin<=0; Read<=0;
      end
      fetch0: begin
           #5 PCout <= 1; MARin <= 1;
      end
      fetchl: begin
           PCout <= 0; MARin <= 0; ZLowIn <= 0;
           Read <= 1; MDRin <= 1;
      fetch2: begin
           ZLowout <= 0; Read <= 0; MDRin <= 0;
            #5 MDRout <= 1; IRin <= 1;
      end
      fetch2a : begin
      end
      fetch3 : begin
           MDRout \ll 0; IRin \ll 0;
           PCin <= 1; IncPC <= 1;
      //END OF FETCH
```

```
//MUL AND DIVIDE
mul3, div3 : begin
     PCin <= 0; IncPC <= 0;
    Gra <= 1; Rout <= 1; Yin <= 1;
end
mul4, div4: begin
    Gra \ll 0; Rout \ll 0; Yin \ll 0;
    Grb <= 1; Rout <= 1; ZLowIn <= 1; ZHighIn <= 1;
end
mul5, div5: begin
    Grb <= 0; Rout <= 0; ZLowIn <= 0; ZHighIn <= 0;
    ZLowout<= 1; LOin <= 1;</pre>
end
mul6, div6: begin
    ZLowout<= 0; LOin <= 0;</pre>
    ZHighout <= 1; HIin <= 1;</pre>
    //#40 Zhighout <= 0; HIin <= 0;
end
//Intermediate Inst
andi3,ori3,addi3: begin
     PCin <= 0; IncPC <= 0;
     Grb <= 1; Rout <= 1; Yin <= 1;
end
andi4,ori4,addi4: begin
     Grb <= 0; Rout <= 0; Yin <= 0;
     Cout <= 1; ZHighIn <= 1; ZLowIn <= 1;
end
andi5, ori5, addi5: begin
      Cout <= 0; ZHighIn <= 0; ZLowIn <= 0;
      ZLowout<= 1; Gra <= 1; Rin <= 1;</pre>
      //#40 ZLowout<= 0; Gra <= 0; Rin <= 0;
end
//Not Neg
not3, neg3: begin
      PCin <= 0; IncPC <= 0;
      Grb <= 1; Rout <= 1; ZLowIn <= 1;
end
not4, neg4: begin
      Grb <= 0; Rout <= 0; ZLowIn <= 10;
      ZLowout<= 1; Gra <= 1; Rin <= 1;</pre>
end
//LOAD
ld3: begin
       PCin <= 0; IncPC <= 0;
      Grb <= 1; BAout <= 1; Yin <= 1;
end
ld4: begin
      Grb <= 0; BAout <= 0; Yin <= 0;
      Cout <= 1; ZHighIn <= 1; ZLowIn <= 1;
end
ld5: begin
      Cout <= 0; ZHighIn <= 0; ZLowIn <= 0;
      ZLowout<= 1; MARin <= 1;</pre>
end
ld6: begin
      ZLowout<= 0; MARin <= 0;
      Read <= 1; MDRin <= 1;
end
ld7: begin
      Read <= 0; MDRin <= 0;
      MDRout <= 1; Gra <= 1; Rin <= 1;
      //#40 MDRout <=0; Gra<=0; Rin<=0;
end
```

```
//Load Intermediate
ldi3: begin
      PCin <= 0; IncPC <= 0;
      Grb <= 1; BAout <= 1; Yin <= 1;
end
ldi4: begin
      Grb \leftarrow 0; BAout \leftarrow 0; Yin \leftarrow 0;
      Cout <= 1; ZHighIn <= 1; ZLowIn <= 1;
ldi5: begin
      Cout <= 0; ZHighIn <= 0; ZLowIn <= 0;
      ZLowout<= 1; Gra <= 1; Rin <= 1;</pre>
end
//Store
st3: begin
      PCin <= 0; IncPC <= 0;
     Grb <= 1; BAout <= 1; Yin <= 1;
st4: begin
     Grb <= 0; BAout <= 0; Yin <= 0;
     Cout <= 1; ZHighIn <= 1; ZLowIn <= 1;
st5: begin
     Cout <= 0; ZHighIn <= 0; ZLowIn <= 0;
     ZLowout<= 1; MARin <= 1;</pre>
end
     ZLowout<= 0; MARin <= 0;</pre>
     Read <= 0; Gra <= 1; Rout <= 1; MDRin <= 1;
end
st7: begin
     Gra <= 0; Rout <= 0; MDRin <= 0; MDRout <= 1;
     ramWE <= 1;</pre>
//Jump
jr3: begin
     PCin <= 0; IncPC <= 0;
     Gra <= 1; Rout <= 1; PCin <= 1;
//Jump and Link
jal3: begin
      PCin <= 0; IncPC <= 0;
      PCout <= 1; R enableIn <= 16'h8000;
end
jal4: begin
     PCout <= 0; R_enableIn <= 16'h0;
     Gra <= 1; Rout <= 1; PCin <= 1;
end
//Outport
out3: begin
      PCin <= 0; IncPC <= 0;
     Gra <= 1; Rout <= 1; OutPort_enable <= 1;</pre>
//Inport
in3: begin
     PCin <= 0; IncPC <= 0;
     Gra <= 1; Rin <= 1; InPortout <= 1;</pre>
end
//Move from HI
mfhi3: begin
     PCin <= 0; IncPC <= 0;
     Gra <= 1; Rin <= 1; HIout <= 1;
end
//Move from LO
mflo3: begin
      PCin <= 0; IncPC <= 0;
     Gra <= 1; Rin <= 1; LOout <= 1;
end
```

```
//Branch
br3: begin
    PCin <= 0; IncPC <= 0;
     Gra <= 1; Rout <= 1; CONin <= 1;
end
br4: begin
     Gra \leftarrow 0; Rout \leftarrow 0; CONin \leftarrow 0;
     PCout <= 1; Yin <= 1;
end
br5: begin
     PCout <= 0; Yin <= 0;
     Cout <= 1; ZLowIn <= 1; ZHighIn <= 1;
end
br6: begin
     Cout <= 0; ZLowIn<= 0; ZHighIn <= 0;
     ZLowout <= 1; PCin <= 1;</pre>
end
br7: begin
     ZLowout<=0; PCin<=0;
     PCout<=1; MARin <= 1;
end
//No OP
nop3 : begin
  PCin <= 0; IncPC <= 0;
end
//Halt
halt3: begin
 PCin <= 0; IncPC <= 0;
 run <= 0;
end
```

Datapath

```
]module CPUDesignProject(
    input clk, rst, stop,
     input wire [31:0] inport_data_in,
     output wire [31:0] outport_data_out, bus_contents,
    output [4:0] operation
);
    wire IncPC, CONin, ramWE, MDRin, MDRout, MARin, IRin, Read, R_in, R_out, Gra, Grb, Grc,
    HIin, LOin, ZHighIn, ZLowIn, Yin, PCin, InPort enable, OutPort enable,
    InPortout, PCout, ZLowout, ZHighout, LOout, HIout, BAout, Cout, Run;
     reg [15:0] regEnable; //which register is enabled
    reg [15:0] regOut; //Which register to output
    wire [15:0] regEnable_IR, regEnable_In, Rout_IR;
    //reg [15:0] regIn;
    initial begin
        regEnable = 16'b0;
        regOut = 16'b0;
    end
    //Chooses which registers enable signal is asserted, and which output signal is asserted (placed on bus)
    always@(*)begin
         if (regEnable IR)
             regEnable <= regEnable_IR;
         else
            regEnable <= regEnable_In;
         if (Rout IR)
            regOut <= Rout_IR;
         else
             regOut <= 16'b0;
    end
  //These are the inputs to the bus multiplexer
 //These are the inputs to the bus multiplexer
wire [31:0] RO_data_out, RI_data_out, R2_data_out, R3_data_out, R5_data_out, R6_data_out, R7_data_out, R8_data_out, R9_data_out;
wire [31:0] R10_data_out, R11_data_out, R12_data_out, R13_data_out, R14_data_out, R15_data_out, H1_data_out, L0_data_out;
wire [31:0] ZHigh_data_out, ZLow data_out, IR_data_out;
wire [31:0] FC_data_out, MDR_data_out, RAM_data_out, MAR_data_out_32, C_Sign_extend, Y_data_out_,pcData;
wire [63:0] C_data_out;
 wire [8:0] MAR_data_out;
 // Encoder input and output wiresl
 wire [31:0] encoder_in;
 wire [4:0] encoder out;
 // Connecting the register output signals to the encoder's input wire
 assign encoder_in = {{8{1'b0}}},Cout,InPortout,MDRout,PCout,ZLowout,ZHighout,LOout,HIout,regOut);
  // Instatiating 32-to-5 encoder
  encoder_32_to_5 encoder(encoder_in, encoder_out);
  //Creating all 32-bit registers
 reg 32 bit R0(clk, clr, regEnable[0], bus_contents, r0_out);
assign R0_data_out = {32{!BAout}} & r0_out; //revision to R0
```

```
//Registers
 reg 32 bit Rl(clk, clr, regEnable[1], bus contents, Rl data out);
 reg_32_bit R2(clk, clr, regEnable[2], bus_contents, R2_data_out);
 reg 32 bit R3(clk, clr, regEnable[3], bus contents, R3 data out);
 reg 32 bit R4(clk, clr, regEnable[4], bus contents, R4 data out);
 reg 32 bit R5(clk, clr, regEnable[5], bus contents, R5 data out);
 reg_32_bit R6(clk, clr, regEnable[6], bus_contents, R6_data_out);
 reg_32_bit R7(clk, clr, regEnable[7], bus_contents, R7_data_out);
 reg_32_bit R8(clk, clr, regEnable[8], bus_contents, R8_data_out);
 reg 32 bit R9(clk, clr, regEnable[9], bus contents, R9 data out);
 reg 32 bit R10(clk, clr, regEnable[10], bus_contents, R10_data_out);
 reg_32_bit Rll(clk, clr, regEnable[11], bus_contents, Rll_data_out);
 reg 32 bit R12(clk, clr, regEnable[12], bus contents, R12 data out);
 reg 32 bit R13(clk, clr, regEnable[13], bus contents, R13 data out);
 reg_32_bit R14(clk, clr, regEnable[14], bus_contents, R14_data_out);
 reg_32_bit R15(clk, clr, regEnable[15], bus_contents, R15_data_out);
 reg 32 bit Y(clk, clr, Yin, bus contents, Y data out);
 reg 32 bit HI reg(clk, clr, HIin, bus contents, HI data out);
 reg_32_bit LO_reg(clk, clr, LOin, bus contents, LO data out);
 reg 32 bit ZHigh reg(clk, clr, ZHighIn, C data out[63:32], ZHigh data out);
 reg 32 bit ZLow reg(clk, clr, ZLowIn, C data out[31:0], ZLow data out);
 reg 32 bit IR(clk, rst, IRin, bus contents, IR data out);
 IncPC 32 bit PC reg(clk, IncPC, PCin, bus contents, PC data out);
 reg 32 bit OutPort(clk, clr, OutPortIn, bus contents, outport data out);
reg 32 bit InPort(clk, clr, InPortIn, Inport data out, BusMuxIn In Port);
//Select and encode Logic and CON FF
selectencodelogic selEn(IR_data_out, Gra, Grb, Grc, R_in, R_out, BAout, C_Sign_extend, regEnable_IR, Rout_IR, operation);
CONFF_logic conff(IR_data_out[20:19],bus_contents, CONin, CONout);
wire [31:01 MDR mux out;
//First create the 2-1 mux that selects either the RAM or the bus contents
mux 2 to 1 MDMux(bus contents, RAM data out, Read, MDR mux out);
//Create the actual MDR itself by instantiating a regular 32 bit reg
reg_32_bit MDR(clk,rst,MDRin,MDR_mux_out,MDR_data_out);
//{\tt This} is done to avoid having to make an MAR unit module
reg_32_bit MAR(clk,rst,MARin, bus_contents, MAR_data_out_32);
assign MAR_data_out = MAR_data_out_32[8:0];
//memRAM ramModule(MAR_data_out,clk,MDR_data_out,Read,ramWE,RAM_data_out);
ram ramModule(MDR_data_out,MAR_data_out,clk,ramWE,RAM_data_out);
// Multiplexer to select which data to send out on the bus
mux_32_to_1 BusMux(
   ____BusMuxIn_R0(R0_data_out),.BusMuxIn_R1(R1_data_out), .BusMuxIn_R2(R2_data_out),.BusMuxIn_R3(R3_data_out),
    .BusMuxIn_R4(R4_data_out),.BusMuxIn_R5(R5_data_out),.BusMuxIn_R6(R6_data_out),.BusMuxIn_R7(R7_data_out),
    .BusMuxIn_R8(R8_data_out),.BusMuxIn_R9(R9_data_out),.BusMuxIn_R10(R10_data_out),.BusMuxIn_R1(R11_data_out),
    .BusMuxIn_R12(R12_data_out),.BusMuxIn_R13(R13_data_out),.BusMuxIn_R14(R14_data_out),.BusMuxIn_R15(R15_data_out),
    .BusMuxIn_HI(HI_data_out),.BusMuxIn_LO(LO_data_out),.BusMuxIn_Z_HI(ZHigh_data_out),.BusMuxIn_Z_LO(ZLow_data_out),
    . \verb|BusMuxIn_PC(PC_data_out)|, . \verb|BusMuxIn_MDR(MDR_data_out)|, . \verb|BusMuxIn_In_Port(Inport_data_out)|, . \verb|C_Sign_Extended(C_Sign_extend)|, . \verb|C_Sign_Extended(C_Sign_extend)|, . \verb|BusMuxIn_Port(Inport_data_out)|, . \verb|C_Sign_Extended(C_Sign_extend)|, . \verb|C_Sign_extended(C_Sign_extended(C_Sign_extend)|, . \verb|C_Sign_extended(C_Sign_extend)|, . \verb|C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C_Sign_extended(C
    .BusMuxOut(bus contents),.select(encoder out)
```

```
control unit controlUnit(
                               . PCout (PCout),
                                .ZHighout (ZHighout),
                                .ZLowout (ZLowout),
                                .MDRout (MDRout) ,
                                .MARin (MARin),
                                .PCin(PCin),
                                .MDRin (MDRin),
                                .IRin(IRin),
                                .Yin(Yin),
                                .IncPC(IncPC),
                                .Read(Read),
                                .HIin (HIin),
                                .LOin(LOin),
                                .HIout (HIout) ,
                                .LOout (LOout),
                                .ZHighIn(ZHighIn),
                                .ZLowIn(ZLowIn),
                                .Cout (Cout),
                                .ramWE(ramWE),
                                .Gra(Gra),
                                .Grb (Grb),
                                .Grc (Grc),
                                .Rin(R in),
                                .Rout (R out),
//instantiate the alu
                                .BAout (BAout),
alu the alu(
                                .CONin(CONin),
.clk(clk),
                                .InPort enable(InPortIn),
                                .OutPort_enable(OutPortIn),
 .clr(rst),
                               .InPortout (InPortout),
 .branch flag(CONout),
                                .run(Run),
 .A(Y data out),
                                .R enableIn(regEnable In),
.B(bus contents),
                                .IR(IR_data_out),
 .opcode(operation),
                                .clk(clk),
                                .rst(rst),
 .C(C_data_out)
                                .stop(stop)
);
                             );
Increment PC
[module IncPC_32_bit #(parameter qInitial = 0)(
   input clk, IncPC, enable,
   input [31:0] curPC,
   output reg[31:0] newPC
   );
initial newPC = qInitial;
always @ (posedge clk)
 begin
       if(IncPC == 1 && enable ==1)
           newPC <= newPC + 1;
       else if (enable == 1)
          newPC <= curPC;
   end
endmodule
```