CA Lab: Lab 12

student: Dimitri Tabatadze

June 18, 2023

Task Description

We have already written all of the components of MIPS Processor:Branch control evaluation unit, general purpose registers, instruction decoder, ALU MEMORY, shifter, signal extension. Now it is time to combine all of our modules and obtain MIPS Processor.

Solution

The code for the MIPS Processor:

```
1 module Processor (
      input Clock,
2
       input Reset,
       output reg [31:0] aluresout, shift_resultout, GP_DATA_INout
5);
       wire [31:0] PC, I, data_in, data_out;
       wire [31:0] Instruction, SrcA, SrcB;
       wire [31:0] Mout;
      wire [31:0] alu_result, shift_result, immediate_out;
10
11
       wire [31:0] data_out_A, data_out_B;
       wire [3:0] af, bf;
12
       wire i, ALU_MUX_SEL, GP_WE_Org, DM_WE, bcres;
13
       wire [2:0] shift_type;
14
      wire [1:0] GP_MUX_SEL, PC_MUX_Select;
15
16
       wire [4:0] Cad;
    wire E;
17
      wire [31:0] next_SrcA;
18
      reg [31:0] next_PC;
19
    reg [31:0] next_SrcB;
20
21
      reg GP_WE;
22
23
      ID ID (
24
          .Instruction(I),
           .I(i),
25
           .ALU_MUX_SEL(ALU_MUX_SEL),
26
           .GP_WE(GP_WE_Org),
27
           .DM_WE(DM_WE),
           .Af(af),
29
           .Bf(bf),
```

```
.Shift_type(shift_type),
31
32
            .GP_MUX_SEL(GP_MUX_SEL),
            .PC_MUX_Select(PC_MUX_Select),
33
34
            .Cad(Cad)
       );
35
36
       ALU ALU (
37
           .SrcA(next_SrcA),
38
39
            .SrcB(next_SrcB),
40
           .af(af),
            .i(i),
41
            .Alures(alu_result)
42
       );
43
44
       IEU IEU (
45
            .U(i),
46
47
            .imm(data_in[15:0]),
            .res(immediate_out)
48
49
       );
50
51
       BCE BCE (
           .SrcA(SrcA),
52
53
            .SrcB(SrcB),
54
            .BF(bf),
            .bcres(bcres)
55
       );
56
57
       Shifter S (
58
            .Funct(shift_type[1:0]),
59
            .Number(SrcA),
60
61
            .Shift_Amount(SrcB[4:0]),
            .Result(shift_result)
62
63
64
       GPR GP (
65
66
            .clk(Clock),
           .WE(GP_WE),
67
68
            .addrA(Instruction[25:21]),
            .addrB(Instruction[20:16]),
69
70
            .addrC(Cad),
            .data_in_C(GP_DATA_INout),
71
72
           .data_out_A(data_out_A),
73
            .data_out_B(data_out_B)
       );
74
75
       Memory M (
76
           .Clock(Clock),
77
           .Reset(Reset),
78
            .S(DM_WE),
79
            .Next_PC(next_PC),
80
            .data_addr_in(GP_DATA_INout),
81
            .data_in(data_out_A),
82
83
            .PC_out(PC),
            .Iout(I),
84
            .Mout(Mout),
85
       .E(E)
86
      );
```


```
88
89
        always 0* begin
            case(ALU_MUX_SEL)
90
                1'b0: next_SrcB = data_out_B;
91
                1'b1: next_SrcB = immediate_out;
92
            endcase
93
94
95
96
        always @* begin
            case(GP_MUX_SEL)
97
                2'b00: GP_DATA_INout = alu_result;
98
                2'b01: GP_DATA_INout = shift_result;
99
                2'b10: GP_DATA_INout = Mout;
100
101
                default: GP_DATA_INout = next_PC;
            endcase
103
104
        assign next_SrcA = data_out_A;
105
106
        always @(posedge Clock) begin
108
            if (Reset) begin
                next_PC <= 32'b0;
109
                GP_WE <= 1'b0;</pre>
111
            end else begin
                GP_WE <= GP_WE_Org & E;</pre>
112
113
                 case(PC_MUX_Select)
                     2'b00: next_PC <= PC + 4;
114
                     2'b01: next_PC <= PC + (immediate_out << 2);</pre>
115
                     2'b10: next_PC <= data_out_A;
116
                     2'b11: next_PC <= (bcres) ? PC + (immediate_out << 2) :</pre>
         PC + 4;
118
                 endcase
            \verb"end"
119
120
        end
121 endmodule
```

Here, I used all the modules necessary and cobined them into one Processor (Top Level) module.

Simulation and Testing

This is the testbench:

```
14
     always #10 clock = ~clock;
15
16
17
     initial begin
        $dumpfile("testbench.vcd");
$dumpvars(0, testbench);
18
19
        #10;
20
       reset = 1;
21
        #10;
22
       reset = 0;
23
        #100;
24
        $finish;
25
26
28 endmodule
```



Reference

• me