

# CA Lab: Lab 10

student: Dimitri Tabatadze

June 2, 2023

## Task Description

Implement memory module with E and I registers and a PC.

## Solution

The module:

```
1 module PC_module (  
2     input Clock, Reset, S,  
3     input [31:0] Next_PC, data_addr_in, data_in,  
4     output [31:0] PC_out,  
5     output reg [31:0] Iout, Mout,  
6     output reg E  
7 );  
8     reg [31:0] pc;  
9     reg [31:0] I;  
10    reg [31:0] memory [0:255];  
11  
12    integer i;  
13    initial begin  
14        for (i = 0; i < 32; i = i + 1) memory[i] = 32'h0;  
15    end  
16  
17    always @(posedge Reset or posedge Clock) begin  
18        if (Reset) begin  
19            E = 0;  
20            pc = 0;  
21        end else if (!E) begin  
22            E = 1;  
23            pc = Next_PC;  
24            I = memory[pc >> 2];  
25            Mout = I;  
26        end else begin  
27            E = 0;  
28            if (S) begin  
29                memory[data_addr_in >> 2] = data_in;  
30            end else begin  
31                Mout = memory[data_addr_in >> 2];  
32            end  
33            Iout = I;
```

```

34         end
35     end
36
37     assign PC_out = pc;
38
39 endmodule

```

The testbench:

```

1 module pc_tb();
2     reg Clock;
3     reg Reset;
4     reg S;
5     reg [31:0] Next_PC, data_addr_in, data_in;
6     wire E;
7     wire [31:0] PC_out, Iout, Mout;
8
9     PC_module UUT (
10         .Clock(Clock),
11         .Reset(Reset),
12         .S(S),
13         .Next_PC(Next_PC),
14         .data_addr_in(data_addr_in),
15         .data_in(data_in),
16         .E(E),
17         .PC_out(PC_out),
18         .Iout(Iout),
19         .Mout(Mout)
20     );
21
22     always #5 Clock = ~Clock;
23
24     initial begin
25         $dumpfile("pc-tb.vcd");
26         $dumpvars(0, pc_tb);
27         Clock = 0;
28         Reset = 1;
29         S = 0;
30         Next_PC = 32'h0;
31         data_addr_in = 32'h0;
32         data_in = 32'h0;
33
34         #10;
35         Reset = 0;
36
37         #10;
38         Next_PC = 32'h4;
39         S = 1;
40         data_addr_in = 32'h8;
41         data_in = 32'h12345678;
42
43         #30;
44         Next_PC = 32'h8;
45         S = 0;
46         data_addr_in = 32'h8;
47         data_in = 32'h9abcdef0;
48
49         #10;

```


```

50     $finish;
51     end
52 endmodule

```

## Simulation and Testing

The timing diagrams:



## Reference

- me