### CA Lab: Lab 10

student: Dimitri Tabatadze

June 2, 2023

## Task Description

Implement memory module with E and I registers and a PC.

#### Solution

The module:

```
1 module PC_module (
       input Clock, Reset, S,
       input [31:0] Next_PC, data_addr_in, data_in,
       output [31:0] PC_out,
       output reg [31:0] Iout, Mout,
5
       output reg E
7);
       reg [31:0] pc;
reg [31:0] I;
8
9
       reg [31:0] memory [0:255];
10
11
       integer i;
12
13
       initial begin
           for (i = 0; i < 32; i = i + 1) memory[1] = 32'h0;</pre>
14
15
16
       always @(posedge Reset or posedge Clock) begin
17
18
           if (Reset) begin
               E = 0;
19
               pc = 0;
20
           end else if (!E) begin
21
               E = 1;
22
               pc = Next_PC;
23
               I = memory[pc >> 2];
24
               Mout = I;
25
           end else begin
26
               E = 0;
27
               if (S) begin
                   memory[data_addr_in >> 2] = data_in;
29
               end else begin
                   Mout = memory[data_addr_in >> 2];
31
32
33
               Iout = I;
```


The testbench:

```
module pc_tb();
2 reg Clock;
    reg Reset;
3
    reg S;
4
   reg [31:0] Next_PC, data_addr_in, data_in;
5
    wire E;
    wire [31:0] PC_out, Iout, Mout;
7
    PC_module UUT (
9
      .Clock(Clock),
10
       .Reset(Reset),
11
      .S(S),
12
      .Next_PC(Next_PC),
13
      .data_addr_in(data_addr_in),
14
15
      .data_in(data_in),
16
      .E(E),
       .PC_out(PC_out),
17
18
       .Iout(Iout),
      .Mout(Mout)
19
20
    );
21
22
    always #5 Clock = ~Clock;
23
    initial begin
24
       $dumpfile("pc-tb.vcd");
25
       $dumpvars(0, pc_tb);
26
27
      Clock = 0;
      Reset = 1;
28
      S = 0;
29
       Next_PC = 32'h0;
30
      data_addr_in = 32'h0;
31
32
      data_in = 32'h0;
33
34
      #10;
35
      Reset = 0;
36
37
       #10;
       Next_PC = 32'h4;
38
39
      S = 1;
       data_addr_in = 32'h8;
40
41
      data_in = 32'h12345678;
42
       #30;
43
44
       Next_PC = 32'h8;
      S = 0;
45
       data_addr_in = 32'h8;
46
       data_in = 32'h9abcdef0;
47
48
49 #10;
```

```
50    $finish;
51    end
52    endmodule
```

# Simulation and Testing

The timing diagrams:



## Reference

• me