CA Lab: Lab 6

student: Dimitri Tabatadze

April 11, 2024

Task Description


Design of Clock divider, where the input clock is divided by an odd integer.

- 1. Draw the circuits. 10 points
- 2. Write the equation. 10 points
- 3. Write and test the code. 70 points (main file 40 points, run to the board-30 points)

Please, solve the problems (write the comments) ⁵ points, take the clear screenshots and combine all your solutions in one pdf file, then upload in teams. ⁵ points

Solution

1. The circuit diagram:



2. The equations

$$A^{+} = F \wedge (A \oplus B)$$

$$B^{+} = F \wedge \overline{(A \wedge B)}$$

$$out^{+} = F \wedge (out \oplus (A \wedge B))$$

$$F^{+} = \overline{reset}$$

3. The Verilog code:

```
1 module divider (
       input clock,
 2
       input reset,
 3
       output reg out = 0
 4
 5);
 7 \text{ reg A} = 0;
 8 \text{ reg B} = 0;
9 \text{ reg } F = 0;
always @(clock, posedge reset) begin
if (~reset) begin
        A <= F & (A ^ B);
B <= F & ~(A & B);
13
14
          out <= F & (out ^ (A & B));
15
           F <= ~reset;
16
      end else begin
17
          A <= 0;
18
           B <= 0;
           F <= 0;
20
21
           out <= 0;
22
       end
23 end
25 endmodule
```

Conclusion

This task took me more time than I would have prefered it to. I can assure you, this code works, here's the timing diagram along with a testbench:

```
module divider_tb();


reg clock;
reg reset;
wire out;

divider UUT(.clock(clock), .reset(reset), .out(out));

always #2 clock = ~clock;

initial begin
    clock = 0;
    reset = 0;
    #20;
```

```
15     reset = 1;
16     #19;
17     reset = 0;
18     #20;
19     $finish;
20     end
21
22     endmodule
```



Reference

• My whiteboard