CA Lab: Lab 8

student: Dimitri Tabatadze

May 19, 2023

Task Description

Implement ALU in verilog.

Solution

The main module:

```
1 module CPU_ALU (
      input [31:0] A_input, B_input,
      input [3:0] Cmd,
input [4:0] Shamt,
      input ALU_enable, sh,
       output reg [32:0] Results,
       output [3:0] NZCV
8);
       always @(Cmd or A_input or B_input or ALU_enable or sh or Shamt)
       begin
10
           Results = 0;
           if (ALU_enable) begin
11
12
               case (Cmd)
                   4'h0 : Results[31:0] = A_input | B_input;
13
                   4'h1 : Results[31:0] = A_input & B_input;
14
                   4'h2 : Results[31:0] = A_input ^ B_input;
15
                   4'h3 : Results[31:0] = A_input ^ B_input; // Since
16
       bitwise add is same as xor
                   4'h4 : Results[31:0] = A_input ^ B_input; // Since
       bitwise sub is same as xor
                   4'h5 : Results[31:0] = B_input ^ A_input; // Since
       bitwise sub is same as xor
19
                   4'h6 : Results[32:0] = A_input + B_input;
                   4'h7 : Results[32:0] = A_input - B_input;
                   4'h8 : Results[32:0] = B_input - A_input;
21
                   4'h9 : Results[32:0] = A_input == B_input;
22
                   4'ha : Results[32:0] = A_input != B_input;
23
24
                   4'hb : Results[32:0] = A_input > B_input;
                   4'hc : Results[32:0] = A_input >= B_input;
25
                   4'hd : Results[32:0] = A_input < B_input;
                   4'he : Results[32:0] = A_input <= B_input;
27
                   4'hf : if (sh) Results = A_input << Shamt; else Results
28
        = A_input >> Shamt;
```

```
endcase
29
30
       end
31
32
       assign NZCV[0] = Results[32] & (Cmd != 4'hf);
33
       assign NZCV[1] = Results[32] & (Cmd == 4'hf);
34
       assign NZCV[2] = (Results[31:0] == 0) & ALU_enable;
35
       assign NZCV[3] = !Results[32] & (Cmd == 4'h4 | Cmd == 4'h5) | (
36
       A_input[31] ^ (~B_input[31]) ^ Results[32]);
37
38 endmodule
```

The testbench

```
1 module alu_tb();
2
3 reg [31:0] A_input;
    reg [31:0] B_input;
    reg [3:0] Cmd;
     reg ALU_enable;
     reg sh;
     reg [4:0] Shamt;
     wire [32:0] Results;
9
     wire [3:0] NZCV;
10
11
     CPU_ALU UUT (
12
13
       .A_input(A_input),
       .B_input(B_input),
14
15
       .Cmd(Cmd),
       .Shamt(Shamt),
16
17
       .ALU_enable(ALU_enable),
18
       .sh(sh),
       .Results(Results),
19
       .NZCV(NZCV)
20
     );
21
22
     initial begin
23
       $dumpfile("alu-tb.vcd");
24
25
       $dumpvars(0, alu_tb);
       ALU_enable = 1;
26
27
       A_input = 32'd11;
       B_input = 32'd7;
28
       Cmd = 4'b0000;
29
       #10;
30
       Cmd = 4'b0001;
31
32
       #10;
       Cmd = 4'b0010;
33
34
       #10;
       Cmd = 4'b0011;
35
36
       #10;
       Cmd = 4'b0100;
37
       #10;
38
       Cmd = 4'b0101;
39
       #10;
40
       Cmd = 4'b0110;
41
42
       #10;
       Cmd = 4'b0111;
43
       #10;
```

```
Cmd = 4'b1000;
45
46
       #10;
       Cmd = 4'b1001;
47
48
       #10;
       Cmd = 4'b1010;
49
50
       #10;
       Cmd = 4'b1011;
51
       #10;
52
       Cmd = 4'b1100;
       #10;
54
       Cmd = 4'b1101;
55
       #10;
56
57
       Cmd = 4'b1110;
       #10;
       sh = 1;
59
       Shamt = 3;
Cmd = 4'b1111;
60
61
       #10;
62
63
    end
64 endmodule
```

Conclusion

Since addition mod 2 (bitwise addition) is the same as xor, and same as subtraction and reversed subtraction, I have written ^ for the commands 3 to 5. Other than that, everything should be clear.

For NZCV, I used the book.

Reference

- me.
- The book