

CA Lab: Homework 6

student: Dimitri Tabatadze

April 14, 2023

Task Description

Write the code for ROM which has 3-bit inputs and 8-bit outputs.

1. Use Case block for the address with the following conditions: for each input, the output will be from 1 to 64. *50 points*
2. Write the testbench and make the analyze of timing diagram. *40 points*

Please, solve the problems (write the comments) *5 points*, take the clear screenshots and combine all your solutions in one pdf file, then upload in teams. *5 points*

Solution


1. The Verilog code:

```
1 module rom (  
2     input [2:0] address,  
3     input sel,  
4     output reg [7:0] data  
5 );  
6  
7 always @ (sel or address) begin  
8     if (~sel)  
9         data = 8'd00;  
10    else begin  
11        case (address)  
12            0: data = 8'd01;  
13            1: data = 8'd02;  
14            2: data = 8'd03;  
15            3: data = 8'd04;  
16            4: data = 8'd60;  
17            5: data = 8'd42;  
18            6: data = 8'd37;  
19            7: data = 8'd22;  
20        endcase  
21    end  
22 end  
23  
24 endmodule
```

2. The code for the testbench:

```
1 `include "rom.v"
2
3 module rom_tb();
4
5 reg [2:0] addr;
6 reg sel;
7 wire [7:0] data;
8
9 rom UUT(.address(addr), .sel(sel), .data(data));
10
11 initial begin
12     $dumpfile("rom_tb.vcd");
13     $dumpvars(0, rom_tb);
14     addr = 0;
15     sel = 0;
16     #5; sel = 1;
17     #5; addr = 1;
18     #5; addr = 2;
19     #5; addr = 3;
20     #5; addr = 4;
21     #5; sel = 0;
22     #5; sel = 1;
23     #5; addr = 5;
24     #5; addr = 6;
25     #5; addr = 7;
26     #5;
27     $finish;
28 end
29
30 endmodule
```

and the resulting timing diagram:



Conclusion

The task was *almost* very clear. I think I did what I was supposed to do with the memory stored in the rom. I just put random integers in there.

Reference

- Me
- Myself
- I
- The slides (specifically `CE_6.pdf`)