CA Lab: Homework 6

student: Dimitri Tabatadze

April 14, 2023

Task Description

Write the code for ROM which has 3-bit inputs and 8-bit outputs.

- 1. Use Case block for the address with the following conditions: for each input, the output will be from 1 to 64. 50 points
- 2. Write the testbench and make the analyze of timing diagram. 40 points

Please, solve the problems (write the comments) 5 points, take the clear screenshots and combine all your solutions in one pdf file, then upload in teams. 5 points

Solution


1. The Verilog code:

```
1 module rom (
      input [2:0] address,
      input sel,
      output reg [7:0] data
4
5);
7 always @ (sel or address) begin
      if (~sel)
9
          data = 8'd00;
10
      else begin
         case (address)
11
              0: data = 8'd01;
12
               1: data = 8'd02;
13
               2: data = 8'd03;
14
               3: data = 8'd04;
15
               4: data = 8'd60;
16
               5: data = 8'd42;
18
               6: data = 8'd37;
               7: data = 8'd22;
19
20
           endcase
      end
21
23
24 endmodule
```

2. The code for the testbench:

```
`include "rom.v"
3 module rom_tb();
5 reg [2:0] addr;
6 reg sel;
7 wire [7:0] data;
9 rom UUT(.address(addr), .sel(sel), .data(data));
10
11 initial begin
       $dumpfile("rom_tb.vcd");
12
13
       $dumpvars(0, rom_tb);
       addr = 0;
14
       sel = 0;
15
16
       #5; sel = 1;
       #5; addr = 1;
17
       #5; addr = 2;
18
       #5; addr = 3;
19
       #5; addr = 4;
20
       #5; sel = 0;
21
       #5; sel = 1;
22
       #5; addr = 5;
23
       #5; addr = 6;
24
25
       #5; addr = 7;
26
       #5;
27
       $finish;
28 end
29
30 endmodule
```

and the resulting timing diagram:



Conclusion

The task was almost very clear. I think I did what I was supposed to do with the memory stored in the rom. I just put random integers in there.

Reference

- Me
- Myself
- I
- The slides (specifically $\mathtt{CE_6.pdf}$)