CA Lab: Lab 11

student: Dimitri Tabatadze

June 17, 2023

Task Description

Implement an instruction decoder.

Solution

The module:

```
1 module InstructionDecoder (
       input [31:0] Instruction,
       // ALU
       output [3:0] Af,
       output I,
       output ALU_MUX_SEL,
       // GPR
       output [4:0] Cad,
       output GP_WE,
 9
       output [1:0] GP_MUX_SEL, // ALU, MEMORY, SHIFTER, PC
10
11
       // BCE
       output [3:0] Bf,
12
       // MEMORY
13
       output DM_WE,
14
       // SHIFTER
15
16
       output reg [2:0] Shift_type,
       // PC
17
18
       output [1:0] PC_MUX_Select
19);
20
       wire [5:0] opc, fun;
21
       wire [4:0] rs, rt, rd, sa;
22
       wire [25:0] iindex;
23
       wire [25:0] imm;
24
       wire j, alu;
25
26
       assign opc = Instruction[31:26];
27
       assign fun = Instruction[5:0];
       assign rs = Instruction[25:21];
29
       assign rt = Instruction[20:16];
       assign rd = Instruction[15:11];
31
      assign sa = Instruction[10:6];
assign imm = Instruction[15:0];
32
33
```

```
assign iindex = Instruction[25:0];
34
35
       assign I = opc != 0;
36
       assign j = opc == 6'b000010;
37
       assign ALU_MUX_SEL = ~I;
38
       assign Cad = rd;
39
40
       assign alu = (!I && fun[5:4] == 2'b10) || (I && opc[5:3] == 3'b001)
41
42
       assign Af = alu ? ((!I) ? fun[3:0] : {Instruction[27], opc[5:2]}) :
43
       4'b0000;
       assign GP_WE = alu || opc[5:3] == 3'b100 || opc == 6'b000011 || opc
44
       [5:3] == 3'b100 || ((!I) && fun == 6'b000010) || ((!I) && fun == 6'
       b001100);
       assign DM_WE = opc == 6'b101011;
45
46
       assign Bf = {opc[2:0], Instruction[16]};
       assign Cad = (opc == 6'b000011) ? 5'b11111 : ((!I) ? rd : rt);
47
       assign GP_MUX_SEL = {!alu && opc == 6'b100011, !alu && (!I) && fun
       == 6'b000010};
       assign PC_MUX_Select = {!(!I && (fun == 6'b001000 || fun == 6'
50
       b001001)) || !(I && !j && opc[5:3] == 3'b000), !(I && !j && opc
       [5:3] == 3'b000) && !j};
51
       always @ (Instruction) begin
52
          if(!I) begin
53
               Shift_type <= 3'b000;
54
55
               case (fun)
                   6'b000: Shift_type <= 1;
56
57
                   6'b010: Shift_type <= 2;
                   6'b011: Shift_type <= 3;
58
                   6'b100: Shift_type <= 4;
59
                   6'b110: Shift_type <= 5;
60
                   6'b111: Shift_type <= 6;
61
62
               endcase
           end
63
64
65
66 endmodule
```

The testbench:


```
1 module id_tb();
      reg [31:0] instruction;
2
3
      wire [3:0] Af;
      wire I;
4
      wire ALU_MUX_SEL;
      wire [4:0] Cad;
      wire GP_WE;
      wire [1:0] GP_MUX_SEL;
      wire [3:0] Bf;
9
      wire DM_WE;
10
      wire [2:0] Shift_type;
11
      wire [1:0] PC_MUX_Select;
12
13
14
      InstructionDecoder UUT (
```

```
.Instruction(instruction),
16
      .Af(Af),
17
     .I(I),
18
     .ALU_MUX_SEL(ALU_MUX_SEL),
19
     .Cad(Cad),
20
     .GP_WE(GP_WE),
21
     .GP_MUX_SEL(GP_MUX_SEL),
     .Bf(Bf).
23
     .DM_WE(DM_WE),
24
25
      .Shift_type(Shift_type),
      .PC_MUX_Select(PC_MUX_Select)
26
27
   );
28
   initial begin
   $dumpfile("id-tb.vcd");
30
   $dumpvars(0, id_tb);
31
     ///////////// TEST ITYPE INSTRUCTIONS
32
     33
     #10;
34
     35
     #10;
36
     37
     #10;
38
     39
     #10;
40
     instruction = 32'b00101000100001010000000000000100; // SUBI
41
42
     #10:
     43
44
     #10;
     45
46
     47
48
     49
50
     #10:
     instruction = 32'b0011110010000101000000000000100; // LUI
51
     #10:
52
     /////BRANCH
     54
     #10:
55
     56
     #10;
57
     58
     #10;
59
     instruction = 32'b000101001000000100000000000000000000; // bne
60
61
     #10;
     62
     #10;
63
     64
65
     /////// TEST RTYPE
66
     instruction = 32'b0000000100001010010000001000000; // SLL
67
68
     #10:
     instruction = 32'b00000000100001010010000001000010; // SRL
69
70
     #10;
     instruction = 32'b00000000100001010010000011; // SRA
71
72
```

```
instruction = 32'b00000000100001010010000000000100; // SLLV
73
74
           instruction = 32'b0000000010000101001000000000110: // SRLV
75
           #10;
76
           instruction = 32'b000000010000101001000000000111; // SRAV
77
           #10;
78
           instruction = 32'b0000000010000101001000000100000; // ADD
79
           #10:
80
           instruction = 32'b000000010000101001000000100001; // ADDU
81
82
           #10;
           instruction = 32'b0000000010000101001000000100010; // SUB
83
84
           #10;
           instruction = 32'b00000000100001010010000000100011; // SUBU
85
           #10;
           instruction = 32'b000000010000101001000000100100; // AND
87
88
           instruction = 32'b0000000010000101001000000100101; // OR
89
90
91
           instruction = 32'b000000010000101001000000100110; // XOR
           #10;
92
           instruction= 32'b0000000010000101001000000100111; // NOR
93
           #10;
94
           instruction = 32'b0000000010000101001000000101010; // SLT
95
96
           #10:
           instruction = 32'b0000000010000101001000000101011; // SLTU
97
           #10;
98
           instruction = 32'b000000010000101001000000001000; // JR
99
100
           instruction = 32'b000000010000101001000000001001; // JALR
101
102
           /////////// JTYPE
103
           instruction = 32'b000010000000000000000000001001; // J
104
105
           instruction = 32'b000011000000000000000000001001; // JAL
106
107
           #10;
108
       $finish;
       end
109
110 endmodule
```

Simulation and Testing

The timing diagrams:



Reference

• me