

CA Lab: Lab 8

student: Dimitri Tabatadze

May 19, 2023

Task Description

Implement ALU in verilog.

Solution

The main module:

```
1 module CPU_ALU (  
2     input [31:0] A_input, B_input,  
3     input [3:0] Cmd,  
4     input [4:0] Shamt,  
5     input ALU_enable, sh,  
6     output reg [32:0] Results,  
7     output [3:0] NZCV  
8 );  
9     always @(Cmd or A_input or B_input or ALU_enable or sh or Shamt)  
10        begin  
11            Results = 0;  
12            if (ALU_enable) begin  
13                case (Cmd)  
14                    4'h0 : Results[31:0] = A_input | B_input;  
15                    4'h1 : Results[31:0] = A_input & B_input;  
16                    4'h2 : Results[31:0] = A_input ^ B_input;  
17                    4'h3 : Results[31:0] = A_input ^ B_input; // Since  
18                    bitwise add is same as xor  
19                    4'h4 : Results[31:0] = A_input ^ B_input; // Since  
20                    bitwise sub is same as xor  
21                    4'h5 : Results[31:0] = B_input ^ A_input; // Since  
22                    bitwise sub is same as xor  
23                    4'h6 : Results[32:0] = A_input + B_input;  
24                    4'h7 : Results[32:0] = A_input - B_input;  
25                    4'h8 : Results[32:0] = B_input - A_input;  
26                    4'h9 : Results[32:0] = A_input == B_input;  
27                    4'ha : Results[32:0] = A_input != B_input;  
28                    4'hb : Results[32:0] = A_input > B_input;  
29                    4'hc : Results[32:0] = A_input >= B_input;  
30                    4'hd : Results[32:0] = A_input < B_input;  
31                    4'he : Results[32:0] = A_input <= B_input;  
32                    4'hf : if (sh) Results = A_input << Shamt; else Results  
33                        = A_input >> Shamt;
```

```

29         endcase
30     end
31 end
32
33 assign NZCV[0] = Results[32] & (Cmd != 4'hf);
34 assign NZCV[1] = Results[32] & (Cmd == 4'hf);
35 assign NZCV[2] = (Results[31:0] == 0) & ALU_enable;
36 assign NZCV[3] = !Results[32] & (Cmd == 4'h4 | Cmd == 4'h5) | (
    A_input[31] ^ (~B_input[31]) ^ Results[32]);
37
38 endmodule

```

The testbench

```

1 module alu_tb();
2
3 reg [31:0] A_input;
4 reg [31:0] B_input;
5 reg [3:0] Cmd;
6 reg ALU_enable;
7 reg sh;
8 reg [4:0] Shamt;
9 wire [32:0] Results;
10 wire [3:0] NZCV;
11
12 CPU_ALU UUT (
13     .A_input(A_input),
14     .B_input(B_input),
15     .Cmd(Cmd),
16     .Shamt(Shamt),
17     .ALU_enable(ALU_enable),
18     .sh(sh),
19     .Results(Results),
20     .NZCV(NZCV)
21 );
22
23 initial begin
24     $dumpfile("alu-tb.vcd");
25     $dumpvars(0, alu_tb);
26     ALU_enable = 1;
27     A_input = 32'd11;
28     B_input = 32'd7;
29     Cmd = 4'b0000;
30     #10;
31     Cmd = 4'b0001;
32     #10;
33     Cmd = 4'b0010;
34     #10;
35     Cmd = 4'b0011;
36     #10;
37     Cmd = 4'b0100;
38     #10;
39     Cmd = 4'b0101;
40     #10;
41     Cmd = 4'b0110;
42     #10;
43     Cmd = 4'b0111;
44     #10;

```

```

45     Cmd = 4'b1000;
46     #10;
47     Cmd = 4'b1001;
48     #10;
49     Cmd = 4'b1010;
50     #10;
51     Cmd = 4'b1011;
52     #10;
53     Cmd = 4'b1100;
54     #10;
55     Cmd = 4'b1101;
56     #10;
57     Cmd = 4'b1110;
58     #10;
59     sh = 1;
60     Shamt = 3;
61     Cmd = 4'b1111;
62     #10;
63     end
64 endmodule

```

Conclusion

Since addition mod 2 (bitwise addition) is the same as xor, and same as subtraction and reversed subtraction, I have written \wedge for the commands 3 to 5. Other than that, everything should be clear.

For NZCV, I used the book.

Reference

- me.
- The book