## CA Lab: Homework 9

student: Dimitri Tabatadze

May 27, 2023

## Task Description

Immediate Extension Unit

#### Solution

The module:

```
1 module ALU (
       input i,
       input [31:0] SrcA, SrcB,
input [3:0] af,
       output reg [31:0] Alures,
5
       output Zero, Neg, ovfalu
7);
       always @(af or i or SrcA or SrcB) begin
8
           case (af)
9
               4'b0000 : Alures = SrcA + SrcB ;
10
11
               4'b0001 : Alures = SrcA + SrcB ;
               4'b0010 : Alures = SrcA - SrcB ;
12
13
               4'b0011 : Alures = SrcA - SrcB
               4'b0100 : Alures = SrcA & SrcB
14
               4'b0101 : Alures = SrcA | SrcB ;
15
               4'b0110 : Alures = SrcA ^ SrcB ;
16
               4'b0111 : Alures = i ? SrcB << 16 : SrcA ~ | SrcB;
17
               4'b1010 : Alures = (SrcA[31] ^ SrcB[31]) ? SrcA[30:0] <
18
       SrcB[30:0] : SrcA[31] ;
               4'b1011 : Alures = SrcA < SrcB ;
19
20
           endcase
       end
21
22
       assign Zero = Alures == 0;
       assign Neg = (af < 4) & Alures[31];</pre>
23
       assign ovfalu = (af == 0 | af == 2) & (Alures[31] ? (SrcA[31] &
24
       SrcB[31]) : (SrcA[31] | SrcB[31]));
```

The testbench:


```
1 module alu_tb();
2
3    reg i;
4    reg [31:0] SrcA;
```

```
5 reg [31:0] SrcB;
     reg [3:0] af;
    wire [31:0] Alures;
     wire Zero;
    wire Neg;
9
10
    wire ovfalu;
11
    ALU UUT (
12
13
      .i(i),
       .SrcA(SrcA),
14
15
       .SrcB(SrcB),
       .af(af),
16
17
       .Alures(Alures),
       .Zero(Zero),
18
       .Neg(Neg),
19
20
       .ovfalu(ovfalu)
    );
21
22
23
    initial begin
       $dumpfile("alu-tb.vcd");
24
25
       $dumpvars(0, alu_tb);
       SrcA = 32'd3;
26
27
       SrcB = 32'd4;
28
       i = 1;
       af = 4'b0000;
29
30
       #10;
       af = 4'b0001;
31
       #10;
32
       af = 4'b0010;
33
       #10;
34
35
       af = 4'b0011;
       #10;
36
       af = 4'b0100;
37
       #10;
38
39
       af = 4'b0101;
40
       #10;
       af = 4'b0110;
41
42
       #10;
       af = 4'b0111;
43
44
       #10;
       af = 4'b1010;
45
46
       #10;
       af = 4'b1011;
47
       #10;
48
       i = 0;
af = 4'b0000;
49
50
51
       #10;
       af = 4'b0001;
52
      #10;
53
       af = 4'b0010;
54
       #10;
55
       af = 4'b0011;
56
       #10;
57
       af = 4'b0100;
58
       #10;
59
      af = 4'b0101;
60
61 #10;
```

```
62    af = 4'b0110;
63    #10;
64    af = 4'b0111;
65    #10;
66    af = 4'b1010;
67    #10;
68    af = 4'b1011;
69    #10;
70    end
71 endmodule
```

# Simulation and Testing

The timing diagrams:



## Reference

• me