

CA Lab: Lab 11

student: Dimitri Tabatadze

June 17, 2023

Task Description

Implement an instruction decoder.

Solution

The module:

```
1 module InstructionDecoder (
2     input [31:0] Instruction,
3     // ALU
4     output [3:0] Af,
5     output I,
6     output ALU_MUX_SEL,
7     // GPR
8     output [4:0] Cad,
9     output GP_WE,
10    output [1:0] GP_MUX_SEL, // ALU, MEMORY, SHIFTER, PC
11    // BCE
12    output [3:0] Bf,
13    // MEMORY
14    output DM_WE,
15    // SHIFTER
16    output reg [2:0] Shift_type,
17    // PC
18    output [1:0] PC_MUX_Select
19 );
20
21 wire [5:0] opc, fun;
22 wire [4:0] rs, rt, rd, sa;
23 wire [25:0] iindex;
24 wire [25:0] imm;
25 wire j, alu;
26
27 assign opc = Instruction[31:26];
28 assign fun = Instruction[5:0];
29 assign rs = Instruction[25:21];
30 assign rt = Instruction[20:16];
31 assign rd = Instruction[15:11];
32 assign sa = Instruction[10:6];
33 assign imm = Instruction[15:0];
```

```

34 assign iindex = Instruction[25:0];
35
36 assign I = opc != 0;
37 assign j = opc == 6'b000010;
38 assign ALU_MUX_SEL = ~I;
39 assign Cad = rd;
40
41 assign alu = (!I && fun[5:4] == 2'b10) || (I && opc[5:3] == 3'b001)
;
42
43 assign Af = alu ? ((!I) ? fun[3:0] : {Instruction[27], opc[5:2]}) :
4'b0000;
44 assign GP_WE = alu || opc[5:3] == 3'b100 || opc == 6'b000011 || opc
[5:3] == 3'b100 || ((!I) && fun == 6'b000010) || ((!I) && fun == 6'
b001100);
45 assign DM_WE = opc == 6'b101011;
46 assign Bf = {opc[2:0], Instruction[16]};
47 assign Cad = (opc == 6'b000011) ? 5'b11111 : ((!I) ? rd : rt);
48 assign GP_MUX_SEL = {!alu && opc == 6'b100011, !alu && (!I) && fun
== 6'b000010};
49
50 assign PC_MUX_Select = {!(I && (fun == 6'b001000 || fun == 6'
b001001)) || !(I && !j && opc[5:3] == 3'b000), !(I && !j && opc
[5:3] == 3'b000) && !j};
51
52 always @ (Instruction) begin
53     if(!I) begin
54         Shift_type <= 3'b000;
55         case (fun)
56             6'b000: Shift_type <= 1;
57             6'b010: Shift_type <= 2;
58             6'b011: Shift_type <= 3;
59             6'b100: Shift_type <= 4;
60             6'b110: Shift_type <= 5;
61             6'b111: Shift_type <= 6;
62         endcase
63     end
64 end
65
66 endmodule

```

The testbench:

```

1 module id_tb();
2     reg [31:0] instruction;
3     wire [3:0] Af;
4     wire I;
5     wire ALU_MUX_SEL;
6     wire [4:0] Cad;
7     wire GP_WE;
8     wire [1:0] GP_MUX_SEL;
9     wire [3:0] Bf;
10    wire DM_WE;
11    wire [2:0] Shift_type;
12    wire [1:0] PC_MUX_Select;
13
14
15    InstructionDecoder UUT (

```

```

16     .Instruction(instruction),
17     .Af(Af),
18     .I(I),
19     .ALU_MUX_SEL(ALU_MUX_SEL),
20     .Cad(Cad),
21     .GP_WE(GP_WE),
22     .GP_MUX_SEL(GP_MUX_SEL),
23     .Bf(Bf),
24     .DM_WE(DM_WE),
25     .Shift_type(Shift_type),
26     .PC_MUX_Select(PC_MUX_Select)
27 );
28
29 initial begin
30     $dumpfile("id-tb.vcd");
31     $dumpvars(0, id_tb);
32     ////////////////////////////////// TEST ITYPE INSTRUCTIONS
33     instruction = 32'b10001100100001010000000000000100; // LW
34     #10;
35     instruction = 32'b10101100100001010000000000000100; // SW
36     #10;
37     instruction = 32'b00100000100001010000000000000100; // ADDI
38     #10;
39     instruction = 32'b00100100100001010000000000000100; // ADDIU
40     #10;
41     instruction = 32'b00101000100001010000000000000100; // SUBI
42     #10;
43     instruction = 32'b00101100100001010000000000000100; // SUBIU
44     #10;
45     instruction = 32'b00110000100001010000000000000100; // ANDI
46     #10;
47     instruction = 32'b00110100100001010000000000000100; // ORI
48     #10;
49     instruction = 32'b00111000100001010000000000000100; // XORI
50     #10;
51     instruction = 32'b00111100100001010000000000000100; // LUI
52     #10;
53     //////////////////////////////////BRANCH
54     instruction = 32'b00000100100000000000000000000100; // bltz
55     #10;
56     instruction = 32'b00000100100000010000000000000100; // bGEz
57     #10;
58     instruction = 32'b00010000100000010000000000000100; // beq
59     #10;
60     instruction = 32'b00010100100000010000000000000100; // bne
61     #10;
62     instruction = 32'b00011000100000000000000000000100; // blez
63     #10;
64     instruction = 32'b00011100100000000000000000000100; // bgtz
65     #10;
66     ////////////////////////////////// TEST RTYPE
67     instruction = 32'b00000000100001010010000001000000; // SLL
68     #10;
69     instruction = 32'b00000000100001010010000001000010; // SRL
70     #10;
71     instruction = 32'b00000000100001010010000001000011; // SRA
72     #10;

```


```

73     instruction = 32'b00000000100001010010000000000100; // SLLV
74     #10;
75     instruction = 32'b00000000100001010010000000000110; // SRLV
76     #10;
77     instruction = 32'b00000000100001010010000000000111; // SRAV
78     #10;
79     instruction = 32'b00000000100001010010000000100000; // ADD
80     #10;
81     instruction = 32'b00000000100001010010000000100001; // ADDU
82     #10;
83     instruction = 32'b00000000100001010010000000100010; // SUB
84     #10;
85     instruction = 32'b00000000100001010010000000100011; // SUBU
86     #10;
87     instruction = 32'b00000000100001010010000000100100; // AND
88     #10;
89     instruction = 32'b00000000100001010010000000100101; // OR
90     #10;
91     instruction = 32'b00000000100001010010000000100110; // XOR
92     #10;
93     instruction = 32'b00000000100001010010000000100111; // NOR
94     #10;
95     instruction = 32'b00000000100001010010000000101010; // SLT
96     #10;
97     instruction = 32'b00000000100001010010000000101011; // SLTU
98     #10;
99     instruction = 32'b000000001000010100100000000001000; // JR
100    #10;
101    instruction = 32'b000000001000010100100000000001001; // JALR
102    #10;
103    //////////////// JTYPE
104    instruction = 32'b000010000000000000000000000001001; // J
105    #10;
106    instruction = 32'b000011000000000000000000000001001; // JAL
107    #10;
108    $finish;
109    end
110 endmodule

```

Simulation and Testing

The timing diagrams:



Reference

- me