

# CA Lab: Lab 6

student: Dimitri Tabatadze

April 11, 2024

## Task Description


Design of Clock divider, where the input clock is divided by an odd integer.

1. Draw the circuits. *10 points*
2. Write the equation. *10 points*
3. Write and test the code. *70 points* (main file *40 points*, run to the board-*30 points*)

Please, solve the problems (write the comments) *5 points*, take the clear screenshots and combine all your solutions in one pdf file, then upload in teams. *5 points*

## Solution

1. The circuit diagram:



2. The equations

$$A^+ = F \wedge (A \oplus B)$$

$$B^+ = F \wedge \overline{(A \wedge B)}$$

$$\text{out}^+ = F \wedge (\text{out} \oplus (A \wedge B))$$

$$F^+ = \overline{\text{reset}}$$

3. The Verilog code:

```

1 module divider (
2     input clock,
3     input reset,
4     output reg out = 0
5 );
6
7 reg A = 0;
8 reg B = 0;
9 reg F = 0;
10
11 always @(clock, posedge reset) begin
12     if (~reset) begin
13         A <= F & (A ^ B);
14         B <= F & ~(A & B);
15         out <= F & (out ^ (A & B));
16         F <= ~reset;
17     end else begin
18         A <= 0;
19         B <= 0;
20         F <= 0;
21         out <= 0;
22     end
23 end
24
25 endmodule

```

## Conclusion


This task took me more time than I would have preferred it to. I can assure you, this code works, here's the timing diagram along with a testbench:

```

1 module divider_tb();
2
3 reg clock;
4 reg reset;
5 wire out;
6
7 divider UUT(.clock(clock), .reset(reset), .out(out));
8
9 always #2 clock = ~clock;
10
11 initial begin
12     clock = 0;
13     reset = 0;
14     #20;

```

```
15     reset = 1;
16     #19;
17     reset = 0;
18     #20;
19     $finish;
20 end
21
22 endmodule
```



## Reference

- My whiteboard