CA Lab: Lab 7

student: Dimitri Tabatadze

April 30, 2023

Task Description

Write code for general purpose register file. MIPS processor has a register file that contains 32 registers. Each register is 32-bit long. Lab task is to design General Purpose Register File.

Write Verilog code for 3 port general purpose register file. A port consists of an address and data input/output.

- 1. Give us the number of bits of addrA and addrB.
- 2. Implement logic in your Verilog code that allows us to read values stored in registers.
- 3. Implement logic in your Verilog code that allows us to update values stored in registers
- 4. In you code implement logic that makes sure that value stored in register \$0 stays 0 all the time.
- 5. Write testbench for your design. Generate Waveforms and explain in your reports why do you think your design works correctly.

Solution

- 1. The size of the addresses, addrA, addrB and addrC should be $\log_2(32)=5$
- 2. The code that allows us to read the values stored at addresses addrA and addrB:

```
1 // ...
2 always @(addrA)
4    data_out_A <= register[addrA];
5 always @(addrB)
7    data_out_B <= register[addrB];
8    // ...</pre>
```

3. The code that allows us to update the value stored at address addrC:

```
3 always @(posedge clk) begin
      if (write_enable) begin
           // ...
           register[addrC] <= data_in_C;</pre>
           // After the update, if the updated adresses are
           // supposed to be read, update the outputs accordingly.
10
11
           if (addrC == addrA)
               data_out_A <= data_in_C;</pre>
12
13
           if (addrC == addrB)
               data_out_B <= data_in_C;</pre>
15
16
          // ...
17
       end
18
19 end
20
21 // ...
```

4. The code that makes sure the value stored at address 0 never changes and stays 0:

```
always @(posedge clk) begin

if (write_enable) begin

if (addrC != 0) begin // This check makes

// sure that only those addresses which

// are not 0 get updated.

// ...

end

end

end

11

end

12


13

// ...
```

5. The whole testbench:

```
.addrA(addrA),
15
16
       .addrB(addrB),
       .addrC(addrC),
17
       .data_out_A(data_out_A),
18
       .data_out_B(data_out_B),
19
20
       .data_in_C(data_in_C)
21 );
22
23 always #5 clk = ~clk;
24
25 initial begin
       $dumpfile("gpr_tb.vcd");
26
       $dumpvars(0, gpr_tb);
27
       clk = 0;
       write_enable = 1;
29
       addrA = 0; addrB = 1; addrC = 0;
30
       data_in_C = 3'h768;
31
       #22;
32
33
       addrC = 1;
       data_in_C = 3'h420;
34
35
       #20;
       write_enable = 0;
36
       data_in_C = 1'h0;
37
38
       #20;
       addrA = 9;
39
40
       #20;
       $finish;
41
42 end
43
44 endmodule
```

Figure 1: The timing diagram



Conclusion

I think my implementation of the specified GPR is correct, because when given inputs, the outputs are correct (as far as I know).

In case you want to see the full code for the GPR, here it is:

```
1 module gpr (
       input clk,
2
       input write_enable,
       input [4:0] addrA,
       input [4:0] addrB,
 5
       input [4:0] addrC,
       output reg [31:0] data_out_A,
       output reg [31:0] data_out_B,
       input [31:0] data_in_C
9
10 );
11
reg [31:0] register [0:31];
13 integer i;
14
15 initial begin
       $readmemb("values.txt", register);
16
17 end
18
19 always @(posedge clk) begin
      if (write_enable) begin
20
           if (addrC != 0) begin
21
                register[addrC] <= data_in_C;</pre>
22
23
                if (addrC == addrA)
24
25
                    data_out_A <= data_in_C;</pre>
26
27
                if (addrC == addrB)
                    data_out_B <= data_in_C;</pre>
28
           end
29
30
       end
31 end
32
33 always @(addrA)
       data_out_A <= register[addrA];</pre>
34
35
36 always @(addrB)
37
       data_out_B <= register[addrB];</pre>
38
```

and the contents of the corresponding "values.txt":

```
16 000000000001000110100000000000
17 000000000001000111100000000000
18 0000000000010010001000000000000
19 \quad 000000000001001001100000000000
20 \quad 000000000001001010100000000000
21 000000000001001011100000000000
22 \quad 0000000000010011001000000000000
23 000000000001001101100000000000
24 \quad 00000000000111111111000000000000
25 00000000011000000110000000000
26 \quad 00000000001000000100000000000
27 \quad 0000000000010000010000000000000
28 000000000000111111000000000000
```

Reference

 \bullet me.