CA Lab: Lab 3

student: Dimitri Tabatadze

March 24, 2023

Task Description

Full adder has 3 inputs and 2 outputs.

- a Create truth table of full adder. (10 points)
- b Write Boolean expressions for the outputs. (15 points)
- c Draw the circuit diagram for full adder. (10 points)
- d Write the code of adder in Verilog. (50 points)

Solution

a)

$\mid A$	B	C_{in}	$\mid S$	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

b)

$$S = (\overline{A} \wedge \overline{B} \wedge C_{i}n) \vee (\overline{A} \wedge B \wedge \overline{C_{i}n}) \vee (A \wedge \overline{B} \wedge \overline{C_{i}n}) \vee (A \wedge B \wedge C_{i}n)$$

$$= (\overline{A} \wedge (\overline{B} \wedge C_{i}n \vee B \wedge \overline{C_{i}n})) \vee (A \wedge (\overline{B} \wedge \overline{C_{i}n} \vee B \wedge C_{i}n))$$


$$= (\overline{A} \wedge (B \oplus C_{i}n)) \vee (A \wedge (\overline{B} \oplus \overline{C_{i}n}))$$

$$= A \oplus (B \oplus C_{i}n)$$

$$= A \oplus B \oplus C_{i}n$$

$$\begin{split} C_{out} &= (\overline{A} \wedge B \wedge C_{in}) \vee (A \wedge \overline{B} \wedge C_{in}) \vee (A \wedge B \wedge \overline{C_{in}}) \vee (A \wedge B \wedge C_{in}) \\ &= (A \wedge (\overline{B} \wedge C_{in} \vee B \wedge \overline{C_{in}} \vee B \wedge C_{in})) \vee (\overline{A} \wedge B \wedge C_{in}) \\ &= (A \wedge (B \vee C_{in})) \vee (\overline{A} \wedge (B \wedge C_{in})) \\ &= (B \wedge C_{in}) \vee (A \wedge (B \vee C_{in})) \\ &= (B \wedge C_{in}) \vee (A \wedge B) \vee (A \wedge C_{in}) \end{split}$$

c) The circuit diagram:




```
d) The code in Verilog:
  module full_adder (
       Α,
       В,
       C_in,
       S,
       C_{out}
  );
       input A;
       input B;
       input C_in;
       output S;
       output C_out;
       wire D;
       wire E;
       wire F;
       // Sum
       assign S = A ^B ^C_{in};
       // Carry
       assign D = B \& C_in;
       assign E = A \& B;
       assign F = A \& C_in;
       assign C_out = D | E | F;
  end module\\
```

and a screenshot of highlighted code:

```
full_adder.v — week-3 📗 🔲 🔐
                                √ □ ···
≣ full_adder.v ×
      module full_adder (
         C_in,
         C_out
         input A;
         input B;
         input C_in;
         output S;
         output C_out;
         wire D;
         wire E;
         wire F;
         assign S = A ^ B ^ C_in;
         assign D = B & C_in;
         assign E = A & B;
         assign F = A & C_in;
        assign C_out = D | E | F;
27
28 endmodule
```

Simulation & Verification

here's the results of the simulation I ran.



Conclusion

I had to do write verilog in VSCode, I hope it's written the way it was supposed to be.

Reference

I used https://tldraw.com for drawing the diagram.