### CA Lab: Homework 9

student: Dimitri Tabatadze

May 26, 2023

## Task Description

Immediate Extension Unit

#### Solution

The module:

```
1 module ALU (
      input i,
      input [31:0] SrcA, SrcB,
input [3:0] af,
      output reg [31:0] Alures,
5
      output Zero, Neg, ovfalu
7);
      always @(af or i or SrcA or SrcB) begin
8
           case (af)
9
              4'b0000 : Alures = SrcA + SrcB ;
10
11
               4'b0001 : Alures = SrcA + SrcB ;
               4'b0010 : Alures = SrcA - SrcB;
12
13
               4'b0011 : Alures = SrcA - SrcB
               4'b0100 : Alures = SrcA & SrcB;
14
               4'b0101 : Alures = SrcA | SrcB ;
15
               4'b0110 : Alures = SrcA ^ SrcB ;
               4'b0111 : Alures = i ? SrcB << 16 : SrcA ~ | SrcB;
17
               4'b1010 : Alures = SrcA < SrcB ;
18
               4'b1011 : Alures = SrcA < SrcB ;
19
           endcase
20
21
      end
      assign Zero = Alures == 0;
22
       assign Neg = (af < 4) & Alures[31];</pre>
23
       assign ovfalu = (af == 0 | af == 2) & (Alures[31] ? (SrcA[31] &
24
       SrcB[31]) : (SrcA[31] | SrcB[31]));
25 endmodule
```

The testbench:

```
module alu_tb();


reg i;
reg [31:0] SrcA;
reg [31:0] SrcB;
```

```
6 reg [3:0] af;
     wire [31:0] Alures;
    wire Zero;
8
9
     wire Neg;
    wire ovfalu;
10
11
    ALU UUT (
12
      .i(i),
13
       .SrcA(SrcA),
14
       .SrcB(SrcB),
15
       .af(af),
16
       .Alures(Alures),
17
       .Zero(Zero),
18
       .Neg(Neg),
19
      .ovfalu(ovfalu)
20
21
22
     initial begin
23
       $dumpfile("alu-tb.vcd");
24
       $dumpvars(0, alu_tb);
25
       SrcA = 32'd3;
26
       SrcB = 32'd4;
27
28
       i = 1;
       af = 4'b0000;
29
       #10;
af = 4'b0001;
30
31
       #10;
32
33
       af = 4'b0010;
       #10;
34
       af = 4'b0011;
35
36
       #10;
       af = 4'b0100;
37
38
       #10;
       af = 4'b0101;
39
40
       #10;
       af = 4'b0110;
41
       #10;
42
43
       af = 4'b0111;
       #10;
44
45
       af = 4'b1010;
       #10;
46
47
       af = 4'b1011;
       #10;
48
       i = 0;
af = 4'b0000;
49
50
       #10;
51
       af = 4'b0001;
52
       #10;
53
       af = 4'b0010;
54
55
       #10;
       af = 4'b0011;
56
       #10;
57
       af = 4'b0100;
58
       #10;
af = 4'b0101;
59
60
      #10;
61
af = 4'b0110;
```

```
63  #10;
64  af = 4'b0111;
65  #10;
66  af = 4'b1010;
67  #10;
68  af = 4'b1011;
69  #10;
end
71 endmodule
```

# Simulation and Testing

The timing diagrams:



## Reference

• me