

CA Lab: Lab 12

student: Dimitri Tabatadze

June 18, 2023

Task Description

We have already written all of the components of MIPS Processor: Branch control evaluation unit, general purpose registers, instruction decoder, ALU MEMORY, shifter, signal extension. Now it is time to combine all of our modules and obtain MIPS Processor.

Solution

The code for the MIPS Processor:

```
1 module Processor (
2     input Clock,
3     input Reset,
4     output reg [31:0] aluresout, shift_resultout, GP_DATA_INout
5 );
6
7     wire [31:0] PC, I, data_in, data_out;
8     wire [31:0] Instruction, SrcA, SrcB;
9     wire [31:0] Mout;
10    wire [31:0] alu_result, shift_result, immediate_out;
11    wire [31:0] data_out_A, data_out_B;
12    wire [3:0] af, bf;
13    wire i, ALU_MUX_SEL, GP_WE_Org, DM_WE, bcrs;
14    wire [2:0] shift_type;
15    wire [1:0] GP_MUX_SEL, PC_MUX_Select;
16    wire [4:0] Cad;
17    wire E;
18    wire [31:0] next_SrcA;
19    reg [31:0] next_PC;
20    reg [31:0] next_SrcB;
21    reg GP_WE;
22
23    ID ID (
24        .Instruction(I),
25        .I(i),
26        .ALU_MUX_SEL(ALU_MUX_SEL),
27        .GP_WE(GP_WE_Org),
28        .DM_WE(DM_WE),
29        .Af(af),
30        .Bf(bf),
```

```

31     .Shift_type(shift_type),
32     .GP_MUX_SEL(GP_MUX_SEL),
33     .PC_MUX_Select(PC_MUX_Select),
34     .Cad(Cad)
35 );
36
37 ALU ALU (
38     .SrcA(next_SrcA),
39     .SrcB(next_SrcB),
40     .af(af),
41     .i(i),
42     .Alures(alu_result)
43 );
44
45 IEU IEU (
46     .U(i),
47     .imm(data_in[15:0]),
48     .res(immediate_out)
49 );
50
51 BCE BCE (
52     .SrcA(SrcA),
53     .SrcB(SrcB),
54     .BF(bf),
55     .bcre(bcres)
56 );
57
58 Shifter S (
59     .Func(shift_type[1:0]),
60     .Number(SrcA),
61     .Shift_Amount(SrcB[4:0]),
62     .Result(shift_result)
63 );
64
65 GPR GP (
66     .clk(Clock),
67     .WE(GP_WE),
68     .addrA(Instruction[25:21]),
69     .addrB(Instruction[20:16]),
70     .addrC(Cad),
71     .data_in_C(GP_DATA_INout),
72     .data_out_A(data_out_A),
73     .data_out_B(data_out_B)
74 );
75
76 Memory M (
77     .Clock(Clock),
78     .Reset(Reset),
79     .S(DM_WE),
80     .Next_PC(next_PC),
81     .data_addr_in(GP_DATA_INout),
82     .data_in(data_out_A),
83     .PC_out(PC),
84     .Iout(I),
85     .Mout(Mout),
86     .E(E)
87 );

```

```

88
89     always @* begin
90         case(ALU_MUX_SEL)
91             1'b0: next_SrcB = data_out_B;
92             1'b1: next_SrcB = immediate_out;
93         endcase
94     end
95
96     always @* begin
97         case(GP_MUX_SEL)
98             2'b00: GP_DATA_INout = alu_result;
99             2'b01: GP_DATA_INout = shift_result;
100            2'b10: GP_DATA_INout = Mout;
101            default: GP_DATA_INout = next_PC;
102        endcase
103    end
104
105    assign next_SrcA = data_out_A;
106
107    always @(posedge Clock) begin
108        if (Reset) begin
109            next_PC <= 32'b0;
110            GP_WE <= 1'b0;
111        end else begin
112            GP_WE <= GP_WE_Org & E;
113            case(PC_MUX_Select)
114                2'b00: next_PC <= PC + 4;
115                2'b01: next_PC <= PC + (immediate_out << 2);
116                2'b10: next_PC <= data_out_A;
117                2'b11: next_PC <= (bcres) ? PC + (immediate_out << 2) :
118                    PC + 4;
119            endcase
120        end
121    endmodule

```

Here, I used all the modules necessary and cobined them into one Processor (Top Level) module.

Simulation and Testing


This is the testbench:

```

1 module testbench();
2
3     reg clock = 0;
4     reg reset = 0;
5     wire [31:0] aluresout, shift_resultout, GP_DATA_INout;
6
7     Processor UUT (
8         .Clock(clock),
9         .Reset(reset),
10        .aluresout(aluresout),
11        .shift_resultout(shift_resultout),
12        .GP_DATA_INout(GP_DATA_INout)
13    );

```

```
14
15     always #10 clock = ~clock;
16
17     initial begin
18         $dumpfile("testbench.vcd");
19         $dumpvars(0, testbench);
20         #10;
21         reset = 1;
22         #10;
23         reset = 0;
24         #100;
25         $finish;
26     end
27
28 endmodule
```



Reference

- me