# FPGA AI NIC Readme

# 1. Project Description and Directories

This project is an example design of an FPGA AI NIC, described in this paper - <a href="https://arxiv.org/abs/2204.10943">https://arxiv.org/abs/2204.10943</a>. FPGA AI NIC is a new smart network interface card (NIC) for distributed AI training systems using field-programmable gate arrays (FPGAs) that accelerates all-reduce operations and optimizes network bandwidth utilization via data compression. The AI smart NIC frees up the system's compute resources (e.g., CPUs, GPUs, accelerators) to perform the more compute-intensive tensor operations and increases the overall node-to-node communication efficiency. This project was developed as part of FPGA AI research conducted collaboratively by Intel PSG CTO Office and Intel Lab's Parallel Computing Lab.


The repository comprises of the following directories:

- hw: contains hardware implementation of the AI NIC, in Verilog RTL. It also includes "sim" sub directory that contains RTL testbench to simulate the AI NIC.
- sw: contains software driver for the AI NIC hardware. It also includes script to configure the network.

#### Possible uses of this code:

- Study AI NIC hardware RTL implementation by itself, by running a standalone RTL-simulation (Section 3).
- Deploy and run AI NIC on a CPU+FPGA system testbed with Libxsmm AI training software (Section 4), using known tested system components, including a specific FPGA card and "shell" (OPAE, IKL).
- Deploy and run AI NIC on <u>user's own target FPGA cards</u>, <u>shell</u>, and <u>hardware</u> testbed. In this case, the AI NIC hardware has been implemented using a well-defined interface (described in Section 2). Any FPGA can be targeted, as long as the AI NIC interface is used correctly. This may require creating FPGA shell for the card that accommodates the AI NIC interface. Or, as the code is provided here fully, user can also modify the code and interface to tailor to the target FPGA.

### 2. FPGA AI NIC Overview



#### 2.1. Interface Behaviors

Figure 1 shows the interface of FPGA-AINIC. This section explains the expected behavior of the interface so that users can build their own shell for FPGA-AINIC.

On the right side, FPGA-AINIC assumes a FIFO interface to the Ethernet. When **eth\_xx\_valid** is asserted, 256 bits of valid data is provided at **eth\_xx\_data** interface. Data is accepted by the sink when **eth\_xx\_ready** is asserted. Ready must be low if the sink is not ready to accept new data.

The interfaces to the CPU host are listed on the left side. First, FPGA-AINIC send memory read requests to the CPU host through host\_rd\_rqst\_xx interfaces. When host\_rd\_rqst\_valid is asserted, FPGA-AINIC provides a valid 42bit "cache line(64B)" address at host\_rd\_rqst\_addr interface. Request is accepted by the shell if host\_rd\_rqst\_ready is high. Note that FPGA-AINIC assumes 4 cache line burst mode for memory reads, i.e., each memory request reads 4 cache lines. Secondly, the shell returns read responses through host\_rd\_rsp\_xx interfaces. It must assert host\_rd\_rsp\_valid signal as well as provide 512 bits of valid data at host\_rd\_rsp\_data interface. Memory responses must be in the same order as memory requests. Also, for each read response, 4 cache lines must be returned in the address order. FPGA-AINIC always accept the read responses so no ready signal is required. Secondly, FPGA-AINIC sends memory write requests through host\_wr\_rqst\_xx interfaces. It asserts host\_wr\_rqst\_valid signal while providing write mode, start of packet(sop), address, data at host\_wr\_rqst\_data interface. At CL1 mode, sop can be ignored, and FPGA-AINIC just sends 1 CL of data. At CL4 mode, FPGA-AINIC sends 4 cache lines of data. It begins with the lowest address. For the first CL, sop is high. For the subsequent CLs, sop is low, and addresses increment with the CLs. It takes 4 cycles to send a 4 CL write request. It is legal to have idle cycles in the middle of a 4 CL request, but one request will not be interleaved with another request.

On the top side listed control interfaces. **num\_node** and **node\_id** specify the total number of nodes in the system and the ID of the local node. **vector\_len** specifies the length of the vector to be reduced, in CLs(64B). As FPGA-AINIC notifies the host when an all-reduce request is completed through writing a value to the host memory, **done\_addr** specifies the base address of the memory location. To initiate an all-reduce request, **start** signal must be asserted and the base address of the vector to be reduced must be provided at **hmem\_baddr** interface. Both **done\_addr** and **hmem\_baddr** are in CL(64B). FPGA-AINIC does not backpressure the all-reduce requests. It can buffer at most 8 requests and will process the requests in order. It automatically assigns a **done\_id** to each request in round robin fashion starting from 0 to 7. Once the request is finished, it writes value **ONE** to the memory location with base address **done\_addr** and offset **done\_id** also in CL(64B).

#### 2.2. System Topology Requirements

FPGA-AINIC assumes the nodes connected in a ring topology. Assuming there are N nodes, for a node with ID n,  $0 \le n \le N$ , the upstream of node n must be node  $n \le n \le N$ , the downstream of node  $n \le n \le N$ .

# 3. FPGA AI NIC Standalone RTL Simulation

For users who do not have hardware testbed and would like to get started with this AI NIC project, we provide an RTL testbench to simulate the AI NIC Verilog RTL module using Modelsim (Questa) RTL simulator tool. This section describes the dependencies, testbench, and how to run the RTL simulation.

#### 3.1. Dependencies

These dependencies need to be installed in the user's system in order to do FPGA AI NIC RTL simulation.


- Quartus with Arria 10 device package installed (tested with Quartus 21.4)
- Modelsim (Questa)

#### 3.2. Testbench Description

The testbench models a simple CPU host memory, Ethernet links, and instantiates THREE instances of FPGA-AINIC modules. The CPU host memory modeled in the testbench has fixed latency, set in the parameter HOST\_MEM\_DELAY. The maximum bandwidth of the modeled host memory read plus write is 102.4 Gbps. The efficiency of bandwidth utilization can be set with the parameter CCIP\_EFFICIENCY. The Ethernet link between every two nodes also has fixed latency, set in parameter ETH\_DELAY. The maximum bandwidth of each modeled ethernet link is 80 Gbps. The Ethernet BW utilization can be set with ETH\_EFFICIENCY. The size of the vector to be reduced is specified in parameter TOTAL\_LENGTH, in CLs(64B). The testbench simulates one all-reduce transaction.


#### 3.3. Instructions to Run Simulation

- Create a project directory
  - o mkdir <project dir>
  - cd <project dir>
- Get a copy of fpga\_ainic repo
- Go to simulation directory
   cd <project dir>/fpga\_ainic/hw/sim
- Generate IP core and simulation script with Quartus
  - Open Quartus GUI
  - File -> Open Project
    - Select all\_reduce\_sim.qpf, click Open
  - Generate IP
    - Tool -> IP Catalog -> Installed IP -> Library -> Basic Functions -> Arithmetic ->
      Floating Point Functions Intel FPGA IP
    - Name the ip core "fadd" and save under <project dir>/fpga\_ainic/hw/ directory



Click Create

Set up IP core




Keep default setting for the other parameters.

Generate IP

Close window -> Save -> Yes

In the pull-down menu in **Simulation** section, select **Verilog** Check **Modelsim** 



Click Generate -> Finish

- In Compilation Dashboard, click the start bottom before "IP Generation"
- Generate simulation script
  - Tool -> Generate Simulator Setup Script for IP -> OK
- Run simulation
  - o cd mentor

- Modify all\_reduce.do: line 11. Change <project dir> to the path of your project directory.
- o cd ..
- o vsim -c -do mentor/all reduce.do
- Expected output
  - "PASSED" will be printed out in the terminal if results match the golden output. If not,
     "FAILED" will be printed out as well as the number of errors.
  - Note that "FAILED" will be printed out if BFP module is enabled, since BFP compression creates errors.
- Waveform will be dumped to vsim.wlf

# 4. Generating FPGA-AINIC Bitstream for Deploying and Testing on CPU+FPGA Testbed

# 4.1. Testbed Hardware Requirements

- A cluster of N nodes (tested with Xeon Platinum 8280 28-core CPU)
- Each node has an Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GX FPGA attached
- PAC cards are connected to an Ethernet switch (tested with Dell EMC S6100-ON)

# 4.2. Dependencies

These dependencies need to be installed in the user's system in order to run FPGA AI NIC in CPU+FPGA system

- Quartus 17.1.1 pac1.2
- OPAE (https://github.com/OPAE/opae-sdk, tested with opae-install-20200101)
- IKL (<a href="https://www.intel.com/content/dam/www/programmable/us/en/others/literature/wp/wp-01305-inter-kernel-links-for-direct-inter-fpga-communication.pdf">https://www.intel.com/content/dam/www/programmable/us/en/others/literature/wp/wp-01305-inter-kernel-links-for-direct-inter-fpga-communication.pdf</a>)
- Libxsmm (https://github.com/libxsmm/libxsmm)
- Intel MPI library (<a href="https://www.intel.com/content/www/us/en/develop/documentation/mpi-developer-guide-linux/top/installation-and-prerequisites/installation.html">https://www.intel.com/content/www/us/en/develop/documentation/mpi-developer-guide-linux/top/installation-and-prerequisites/installation.html</a>)

#### 4.3. Generate Bitstream

- Note that there might be compatibility issue if fadd IP core is generated with newer Quartus.
   We recommend regenerating fadd IP core with Quartus 17.1.1\_pac1.2, following the similar process described in Section 3.3
- cd <project dir>/fpga\_ainic/hw/
- make

#### 4.4. Compile Host Program

- Get libxsmm and compile the library
  - o cd cproject dir>/
  - o git clone <a href="https://github.com/libxsmm/libxsmm.git">https://github.com/libxsmm/libxsmm.git</a>
  - o cd libxsmm
  - o make
- Get intel-fpga-bbb

- o cd cproject dir>/
- o git clone https://github.com/OPAE/intel-fpga-bbb.git
- Compile host program
  - o cd cject dir>/fpga\_ainic/sw/
  - cp ../../intel-fpgabbb/samples/tutorial/05 virtual addrs/base/sw/opae svc wrapper.\* ./
  - o afu json mgr json-info --afu-json=../hw/ikl fpga.json --c-hdr=afu json info.h
  - o make realclean && make AVX=3 -j 16 CC=mpiicc CXX=mpiicc

# 4.5. Instructions to Deploy and Run

- Program the FPGAs
  - o On each node
    - cd cproject dir>/hw/build/
    - fpgaconf ikl\_fpga.gbs
- Go to sw directory
  - o cd cject dir>/fpga\_ainic/sw/
- Configure ikl\_config
  - o Refer to Section 8.2.3 in the IKL v3.1e user guide
  - ssh\_enabled should be set to 1
- Create hostlist file
  - Refer to this guide
     https://www.intel.com/content/www/us/en/developer/articles/technical/controlling-process-placement-with-the-intel-mpi-library.html
  - Note that FPGA\_AINIC assumes 1 rank per node, and the rank ID will be node\_id for each node.
- Run the test
  - o source run.sh
  - Note that the command line in the example script run.sh assumes a 3-node cluster

# 5. Citations and References

If you use this FPGA AI NIC in your work/paper, please use the following paper as citation for this AI NIC work:

(1) Rui Ma, Evangelos Georganas, Alexander Heinecke, Andrew Boutros, Eriko Nurvitadhi, "FPGA-based Al Smart NICs for Scalable Distributed Al Training Systems," arXiv:2204.10943, 2022. Available at: <a href="https://arxiv.org/abs/2204.10943">https://arxiv.org/abs/2204.10943</a>

The following provide further references on related technologies:

- (2) [2] S. M. Balle et al., "Inter-Kernel Links for Direct Inter-FPGA Communication," Intel White Paper (WP-01305-1.0), 2020. Available at:
  - https://www.intel.com/content/dam/www/programmable/us/en/others/literature/wp/wp-01305-inter-kernel-links-for-direct-inter-fpga-communication.pdf
- (3) [3] Intel Corp., "Intel Open Programmable Acceleration Engine (OPAE)," Available at https://opae.github.io/