



Encoding Type for Enum are native, binarySequencial, binaryOneHot	
	T *4

	Literal
Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = $B$ "8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"
M"binaryNumber"	val itMatch = myBits === M"0010"
	Assignments
	VIIDL V 3

x := y	VHDL, Verilog <=
x 🐟 y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =
x.assignFromBits(Bits)	Can be used to assign enum to bits

x.assignFromBits(Bits,hi:Int	,lo:Int), x.assigr	From(Bits, offset:Int,	bitCount:BitCount)

	Kan
myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits
myBits(0 until 5) //5 bits	myBits(5) //bit 5
myUInt := (default -> true)	myUInt := (myUInt.range -> true)
myUInt := (3 -> true, default -> fa	lse)

myUInt :=	((3 downto 1)	-> true, de	fault -> false)	
val myBoo	ol = myUInt ==	= U(defau	lt -> true)	

		Kegiste
val r = Reg(DataType)	val r = RegInit(U"010")	

val r = RegNext(signal) val r = RegNextWhen(signal,cond) Function: set(), clear(), setWhen(cond), clearWhen(cond), init(value), randBoot()

	Condition
when(cond1){	switch(x){
//when cond1 is true	is(value1){
}.elsewhen(cond2){	//when x === value1
//when (not cond1) and cond2	}
}.otherwise{	is(value2){
//when (not cond1) and (not cond2)	// when x === value2
}	}
	default{
	//default code
	}
	}

val muxOutput2 = cond ? whenTrue   whenFalse					
val muxOutput = Mux(cond,whenTrue,whenFalse)					
val bitwiseResult = myBits.mux(	myBits := Select(				
0 -> (io.src0 & io.src1),	cond1 -> value1,				
1 -> (io.src0   io.src1),	cond2 -> value2,				
default -> (io.src0) )	default -> value3)				

assert(			
assertion = cond1,			

severity = ERROR // WARNING, NOTE, FAILURE

,		Un
Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz	
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms	
Bytes, kB, MB, GB, TB	val size:BigInt = 4MB	

val myBits = Bits(3 bits)

Assertion

									O	erator
	!x	x + y x - y x * x	x < y x > y x <= y x >= y	x =\= y x === y	x >> y x << y	x^y xly x&y	~x	x && y x ∥ y	x ## y	х @@ у
Bool	~			~		~		V	V	
SInt/UInt		V	~	~						~
Bits				~	~	~	V		~	

UInt	.msb, .lsb	,	,	`		`	-
Bool:	.set, .clear, .rise[	(init)], .fall[(ini	t)], .setW	hen(cond)	, .clearWh	en(cond	)
Bits:	.rotateLeft(v:UIr	it)					

	Bund
case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32 bits)
def isBlack = red === 0 & green === 0 & blue === 0	val b = in(MyType)
}	val c = out UInt(32 bits
	}

cla	ss Bus(val config: BusConfig) extends Bundle {
	val addr = UInt(config.addrWidth bits)
	val dataWr, dataRd = Bits(config.dataWidth bits)
	val cs,rw = Bool
	def asMaster(): this.type = {
	out(addr, dataWr, cs, rw)
	in(dataRd)
	}
	def asSlave(); this.type = this.asMaster().flip() //Flip

<i>}</i>	
val io = new Bundle{	
val masterBus = Bus(BusConfig).asMaster()	
val slaveBus = Bus(BusConfig).asSlave()	
}	
!! Thanks to the Lib this code can be written different (cf vy	vv) !!

in/out Bool, in/out Bits/UInt/SInt[(x bits)], in/out(T) // Create input/output
mestar/slava Streem/FloudT1 mestar/slava(T) // Pravide by the spinel lib

Component	t Area
class AndGate(width : Int) extend Component{	val myCounter = new Area{
val io = new Bundle{	val tick = Bool
val value = out Bits(width bits)	***
val in1,in2 = in Bits(width bits)	}
}	io.output := myCounter.tick
io.value := io.in1 & io.in2	. ,
}	

ClockDomain

	val myConfig = ClockDomainConfig(
	clockEdge = RISING, // FALLING
	resetKind = ASYNC, // SYNC, BOOT
Configuration	resetActiveLevel = LOW, // HIGH
	softResetActiveLevel = LOW, // HIGH
	-1LELI-A-dis-I -sL LOW // HICE

	)
Clock Domain	val myCD = ClockDomain(ioClock,ioReset, myConfig)
Area	val coreArea = new ClockingArea(myCD){ val myReg = Reg(UInt(32 bits)) //Reg clocked with ioClock
	}

#### External Clock val myCD = ClockDomain.external("myClockName")

ClockDomain.current.frequency.getValue//Return frequency of the clock domain

1 70	Fixed Point
UFix/SFix(peak, resolution)	val q1= SFix(8 exp, -2 exp)
UFix/SFix(peak, width)	val q0 = SFix(8 exp,11 bits)
Operator :	
sub, add, multiplication	x+y, x-y, x*y
shift	x << y, x >> y, x > ly, x < ly
Comparaison	x>y, x <y, x="">=y, x&lt;=y</y,>
Cast: myUFix.toUInt, mySFix.toSI	int, myUInt.toUFix, mySInt.toSFix

```
Function: .maxValue, .minValue, .resolution
```

	(_wordWidth: Int) extends BlackBox {	myBool.asBits/asUInt/asSInt		
val generic = new Generic {     val wordWidth     } val io = new Bundle {     val clk = in Bool		myBits.asBool/asUInt/asSInt		
		myUInt.asBool/asBits/asSInt		
		mySInt.asBool/asBits/asUInt		
val wr = nev val en = i				
var en = 1	1 5001	Attribute		
}				
}		addAttribute(name)		
	ain(clock=io.clk)	addAttribute(name.value)		
}	rstomRam(16) //Use as a component			
vai rain = new Cui	stomkam(16) // Use as a component	DAM		
		RAM		
Declaration	val myRAM = Mem(type,size:Int) // RAM val myROM = Mem(type,initialContent : Array[Data]) // ROM			
Write access	mem(address) := data mem.write(address, data, [mask])			
Read access	myOutput := mem(x) mem.readAsync(address.[readUnderWrite]) mem.readSync(address.[enable].[readUnderWrite], [clockCrossing])			
BlackBoxing	mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def man(args: Array[String]) { SpinalConfig() addStandardMemBlackboxing(blackboxAll) //Option: blackboxAll, //blackboxAllWhatsYouCan, blackboxRequestedAndUninferable //blackboxAllWhatsYouCan, blackboxRequestedAndUninferable .generateVhdl(new TopLevel) }			
readUnderWrite				
	mem.writeMixedWidth(address, data, [readUnderWrite])			
	mem.readAsyncMixedWidth(address, data	[readUnderWrite])		

BlackBox

	HDL Generation				
	[readUnderWrite], [crossClock])				
RAM	mem.readWriteSyncMixedWidth(address, data, enable, write, [mask],				
width	[clockCrossing])				
Mixed	mem.readSyncMixedWidth(address, data, [enable], [readUnderWrite],				
	mem.readAsyncMixedWidth(address, data, [readUnderWrite])				
	mem.writewrized width(address, data, [read/fider write])				

Cnino	Wari	laginan	. 14.	TopI.	wal())	// Congrete	Varilag file
- 1		`	_		.,,		

defaultClockDomainFrequency = FixedFrequency(50 MHz),

SpinalConfig(	
mode = Verilog, // VHDL	
targetDirectory="temp/myDesign",	
defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING, resetKind=ASYNC).	

OnlyStdLogicVectorAtTopLevelIo = true ).generate(new myComponent()) SpinalConfig(dumpWave = DumpWaveConfig(depth = 0)).generateVhdl(new MyComp()) //Gen wave

SpinalConfig(globalPrefix="myPrefix\_").generateVerilog(new MyTopLevel()) // Add a prefix to the package

def main(args: Array[String]): Unit = { SpinalConfig.shell(args)(new UartCtrl()) // Config from shell // Option : --vhdl, --verilog, -o, --targetDirectory

## Template

imp	oort spinal.core// import the core
clas	ss MyTopLevel() extends Component { //Create a Componer
١	val io = new Bundle {
	val a,b = in Bool
	val c = out Bool
3	+
i	o.c := io.a & io.b
}	
obj	ect MyMain {
ć	lef main(args: Array[String]) {
	SpinalVhdl(new MyTopLevel()) //Generate a VHDL file
3	
}	

# Number of bit needed to represent x

isPow2(x : BigInt)	Return true if x is a power of two
roundUp(that : BigInt, by : BigInt)	Return the first by multiply from that (included)
Cat(x : Data*)	Concatenate all arguments
	Function

### // Function to multiply an UInt by a scala Float value.

def coef(value : UInt,by : Float ) : UInt = (value \* U((255\*by).toInt,8 bits) >> 8)

def clear(): Unit = counter := 0 // Clear the register counter

def sinus(size:Int) : Array[SInt] = { ?????

(0 to size).map (i => S((Math.sin(i \* 2 \* Math.PI) \* 1000).toInt))

val mySinus = Mem(SInt(16 bit), sinus(1024)) // memory init with a sinus

val/def TODO

Cast

Scala Tricks

log2Up(x : BigInt)

TODO