

## Utils



## Attribute

```
addAttribute(name)
addAttribute(name.value)
```

**RAM**

```
Declaration      val myRAM = Mem(type,size:Int) // RAM
                  val myROM = Mem(type,initialContent : ...)
```

## Bundle

```
val io = new Bundle{
  val a = in Bits(32 bits)
  val b = in(MyType)
  val c = out UInt(32 bits)
}
```

## Area

```

class Bus(val config: BusConfig) extends Bundle {
    val addr = UInt(config.addrWidth bits)
    val dataWr, dataRd = Bits(config.dataWidth bits)
    val cs, rw = Bool
    def asMaster(): this.type = {
        out(addr, dataWr, cs, rw)
        in(dataRd)
    }
    def asSlave(): this.type = this.asMaster().flip() //Flip reverse all in out
}

val io = new Bundle{
    val masterBus = Bus(BusConfig).asMaster()
    val slaveBus = Bus(BusConfig).asSlave()
}

!! Thanks to the Lib this code can be written different (cf xxxx) !!

in/out Bool, in/out Bits/UInt/UInt(x bits), in/out(T) // Create input/output
master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

```

## ClockDomain

```
class AndGate(width : Int) extend Component{
  val io = new Bundle{
    val value = out Bits(width bits)
    val in1, in2 = in Bits(width bits)
  }
  io.value := io.in1 & io.in2
}

val myCounter = new Area{
  val tick = Bool
  ...
}
io.output := myCounter.tick
```

### Fixed Point

```
val myConfig = ClockDomainConfig(
  clockEdge = RISING, // FALLING
  resetKind = ASYNC, // SYNC, BOOT
  resetActiveLevel = LOW, // HIGH
  softResetActiveLevel = LOW, // HIGH
  clockEnableActiveLevel = LOW // HIGH
)
```

```

Clock Domain    val myCD = ClockDomain(ioClock.ioReset, myConfig)
                  val coreArea = new ClockingArea(myCD){
Area              val myReg = Reg(UInt(32 bits)) //Reg clocked with ioClock
                  ...
                  }

```

```
External Clock  val myCD = ClockDomain.external("myClockName")
ClockDomain.current.frequency.getValue//Return frequency of the clock domain
```

UFix/SFix(peak, resolution)	val q1= SFix(8 exp, -2 exp)
UFix/SFix(peak, width)	val q0= SFix(8 exp, 11 bits)
<b>Operator :</b>	

```
myBool.asBits/asUInt/asSInt
myBits.asBool/asUInt/asSInt
myUInt.asBool/asBits/asSInt
mySInt.asBool/asBits/asUInt
```

<b>Declaration</b>	<pre> val myRAM = Mem(type.size:Int) // RAM myRAM = Mem(type.initialContent : Array[Data]) // ROM </pre>
<b>Write access</b>	<pre> mem(address) := data mem.write(address, data, [mask]) </pre>
<b>Read access</b>	<pre> myOutput := mem(x) mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite],[clockCrossing]) </pre>
<b>BlackBoxing</b>	<pre> mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def main(args: Array[String]) {     SpinalConfig()     addStandardMemBlackboxing(blackboxAll) //Option: blackboxAll,     //blackboxAllWhatYouCan, blackboxRequestedAndUninferable     // blackboxOnlyIfRequested     generateVhdl(new TopLevel) } </pre>
<b>readUnderWrite</b>	<pre> dontCare, readFirst, writeFirst </pre>
<b>Mixed width RAM</b>	<pre> mem.writeMixedWidth(address, data, [readUnderWrite]) mem.readAsyncMixedWidth(address, data, [readUnderWrite]) mem.readSyncMixedWidth(address, data, [enable],[readUnderWrite],[clockCrossing]) mem.readWriteSyncMixedWidth(address, data, enable, write, [mask],[readUnderWrite],[crossClock]) </pre>

## HDL Generation

```

SpinalVhdl(new MyTopLevel()) // Generate VHDL file
SpinalVerilog(new MyTopLevel()) // Generate Verilog file

SpinalConfig(
    mode = Verilog, // VHDL
    targetDirectory="temp/myDesign",
    defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING, resetKind=ASYNC),
    defaultClockDomainFrequency = FixedFrequency(50 MHz),
    OnlyStdLogicVectorAtTopLevel = true
).generate(new MyComponent())

SpinalConfig(dumpWave = DumpWaveConfig(depth = 0)).generateVhdl(new MyComp()) //Gen wave
file

SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) // Add a prefix to the
package

def main(args: Array[String]): Unit = {
    SpinalConfig.shell(args)(new UartCtrl()) // Config from shell
    // Option : --vhdl, --verilog, -o, --targetDirectory
}

```

## Template

```
import spinal.core._ // import the core
class MyTopLevel() extends Component { // Create a Component
    val io = new Bundle {
        val a,b = in Bool
        val c = out Bool
    }
    io.c := io.a & io.b
}
object MyMain {
    def main(args: Array[String]) {
        SpinalVhdl(new MyTopLevel()) // Generate a VHDL file
    }
}
```