



Encoding Type for Enum are native, binarySequencial, binaryOneHot

0	Litera
Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = B "8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"
M"binaryNumber"	val itMatch = myBits === M"0010"
	Assignments
x := y	VHDL, Verilog <=
x 🗢 y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =

x.assignFromBits(Bits,hi:Int,lo:Int), x.assignFrom(Bits, offset:Int, bitCount:BitCount)
	Range
myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits
myBits(0 until 5) //5 bits	myBits(5) //bit 5
myUInt := (default -> true)	myUInt := (myUInt.range -> true)
myUInt := (3 -> true, default -> false)	myUInt := ((3 downto 1) -> true, default -> false)

Can be used to assign enum to Bits

x.assignFromBits(Bits)

false)	false)	true, derauit ->
val myBool = myUInt === U(d	efault -> true)	Register
val r = Reg(DataType)	val r = RegInit(U"010")	

val r = RegNext(signal) val r = RegNextWhen(signal,cond) Function: .set(), .clear(), .setWhen(cond), .clearWhen(cond), .init(value), .randBoot()

Cor	ıdi	ti

	Conunional
when(cond1){	switch(x){
//when cond1 is true	is(value1){
}.elsewhen(cond2){	//when x === value1
//when (not cond1) and cond2	}
}.otherwise{	is(value2){
//when (not cond1) and (not cond2)	// when x === value2
}	}
	default{
	//default code
	}
	}
val res = cond ? whenTrue I whenFalse	val res = Mux(cond,whenTrue,whenFalse)
val bitwiseResult = myBits.mux(myBits := Select(
0 -> (io.src0 & io.src1),	cond1 -> value1,
1 -> (io.src0 io.src1),	cond2 -> value2,
default -> (io.src0))	default -> value3)
	Assertion

assert(
asse	rtion = cond1,
mes	sage = "My message",
seve	erity = ERROR // WARNING, NOTE, FAILURE
)	

	U.
Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms
Bytes, kB, MB, GB, TB	val size:BigInt = 4MB
Bits, Bit	val myBits:BitCount = 3 bits
exp	val myExp:ExpNumber = 5 exp
pos	val myPos:PosCount = 2 pos

									O	erator
	!x	x + y x - y x * x	x < y x > y x <= y x >= y	x =\= y x === y	x >> y x << y	x^y x y x&y	~x	x && y x ∥ y	x ## y	х @@ у
Bool	v			~		~		~	~	
SInt/UInt		V	V	V						~
Bits				V	V	V	V		V	
Bits SInt		.xorR	.orR, .aı					x(offset,w o(Boolean		
UInt		.msb,	.lsb							
Bool:		.set, .c	lear, .rise	e[(init)], .f	fall[(init)], .setWl	hen(cond), .cle	earWhen	(cond)
Bits:		.rotate	Left(y:U	Int)						

in/out, master/slave in/out Bool, in/out Bits/UInt/SInt[(x bits)], in/out(T) // Create input/output

	Bundle
case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32 bits)

master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32 bits)
def isBlack = red === 0 & green === 0 & blue === 0	val b = in(MyType)
}	val c = out UInt(32 bits)
	}
class Bus(val config: BusConfig) extends Bundle {	
val addr = UInt(config addrWidth bits)	

val cs,rw = Bool
def asMaster(): this.type = {
out(addr, dataWr, cs, rw)
in(dataRd)
}
def asSlave(): this.type = this.asMaster().flip() //Flip reverse all in out
}
val io = new Bundle{

val dataWr, dataRd = Bits(config.dataWidth bits)

val masterBus = Bus(BusConfig).asMaster()

val slaveBus = Bus(BusConfig).asSlave()
}
!! Thanks to the Lib this code can be written different (cf master/slave interface on Lib

in/out Bool, in/out Bits/UInt/SInt[(x bits)], in/out(T) // Create input/output master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

Component	Area
class AndGate(width : Int) extend Component{	val myCounter = new Area{
val io = new Bundle{	val tick = Bool
val value = out Bits(width bits)	***
val in1,in2 = in Bits(width bits)	}
}	io.output := myCounter.tick
io.value := io.in1 & io.in2	
}	
	ClockDomain

Configuration	val myConfig = ClockDomainConfig(clockEdge = RISING, // FALLING resetKind = ASYNC, // SYNC, BOOT resetActiveLevel = LOW, // HIGH softResetActiveLevel = LOW, // HIGH clockEnableActiveLevel = LOW // HIGH
)

Clock Domain	val myCD = ClockDomain(ioClock,ioReset, myConfig)
Area	val coreArea = new ClockingArea(myCD){ val myReg = Reg(UInt(32 bits)) //Reg clocked with ioClock
External Clock	val myCD = ClockDomain.external("myClockName")

ockDomain.current.frequency.getVa	lue//Return frequency of th	e clock domain
		Fixed P
Cin/CCin/acolomoclation)	l -1 CE:/9	2)

Fixed Point
val q1= SFix(8 exp, -2 exp)
val q0 = SFix(8 exp,11 bits)
x+y, x-y, x*y
x< <y, x="">>y, x>ly, x<ly< td=""></ly<></y,>
x>y, x <y, x="">=y, x<=y</y,>
t, myUInt.toUFix, mySInt.toSFix
solution

```
BlackBox
                                                                                     Cast
class CurstomRam(_wordWidth: Int) extends BlackBox {
                                                       myBool.asBits/asUInt/asSInt
  val generic = new Generic {
                                                       myBits.asBool/asUInt/asSInt
     val wordWidth = wordWidth
                                                       myUInt.asBool/asBits/asSInt
                                                       mySInt.asBool/asBits/asUInt
  val io = new Bundle {
    val clk = in Bool
     val wr = new Bundle {
       val en = in Bool
                                                                              Attribute
                                                       addAttribute(name)
  mapClockDomain(clock=io.clk)
                                                       addAttribute(name.value)
```

val ram = new Cur	rstomRam(16) //Use as a component RAM
Declaration	val myRAM = Mem(type,size:Int) // RAM val myROM = Mem(type,initialContent : Array[Data]) // ROM
Write access	mem(address) := data mem.write(address, data, [mask])
Read access	myOutput := mem(x) mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite], [clockCrossing])
BlackBoxing	mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def main(args: Array[String]) {
readUnderWrite	dontCare, readFirst, writeFirst
Technology	mem.setTechnology(auto) // auto, ramBlock, distributedLut, registerFile

	.generateVhdl(new TopLevel)
	}
readUnderWrite	dontCare, readFirst, writeFirst
Technology	$mem.set Technology (auto) \ / / \ auto, ramBlock, distributed Lut, register File$
Mixed width RAM	mem.writeMixedWidth(address, data, [readUnderWrite]) mem.readAsyncMixedWidth(address, data, [readUnderWrite]) mem.readSyncMixedWidth(address, data, [enable], [readUnderWrite], [clockCrossing]) mem.readWidtsyncMixedWidth(address, data, enable, write [mask])

[readUnderWrite], [crossClock]) **HDL Generation**

9	PIII	aı v 1	idi(i	ic w	141	y 1	opi	cvc	1()) //	Gener	ate	٠.	ш	 ic	
-		17.7		-			m		100					 -	

SpinalVerilog(new MyTopLevel()) // Generate Verilog file

SpinalConfig: mode, debug, defaultConfigForClockDomains, onlyStdLogicVectorAtTopLevelIo, default Clock Domain Frequency, target Directory, dump Wave, global Prefix, device, gen VhdlPkg,phasesInserters, transformationPhases, memBlackBoxers

SpinalConfig(mode = Verilog, // VHDL

targetDirectory="temp/myDesign", defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING, resetKind=ASYNC),

defaultClockDomainFrequency = FixedFrequency(50 MHz), OnlyStdLogicVectorAtTopLevelIo = true

).generate(new myComponent())

SpinalConfig(dumpWave = DumpWaveConfig(depth = 0)).generateVhdl(new MyComp()) //Gen wave

SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) // Add a prefix to the package

SpinalVhdl(new myTopLevel()).printPruned() // Print all signals not used

def main(args: Array[String]): Unit = {

SpinalConfig.shell(args)(new UartCtrl()) // Config from shell // Option : --vhdl, --verilog, -o, --targetDirectory

Template

```
class MyTopLevel() extends Component { //Create a Component
  val io = new Bundle {
     val a,b = in Bool
     val c = out Bool
  io.c := io.a & io.b
object MyMain {
 def main(args: Array[String]) {
     SpinalVhdl(new MyTopLevel()) //Generate a VHDL file
```

log2Up(x : BigInt)	Number of bit needed to represent x
isPow2(x: BigInt)	Return true if x is a power of two
roundUp(that : BigInt, by : BigInt)	Return the first by multiply from that (included)
Cat(x : Data*)	Concatenate all arguments
	Enmation

```
Cat
                                                                                       Function
// Function to multiply an UInt by a scala Float value
def coef(value : UInt,by : Float ) : UInt = (value * U((255*by).toInt,8 bits) >> 8)
def clear(): Unit = counter := 0 // Clear the register counter
def sinus(size:Int, res:BitCount) = {
  (0 \text{ to size}).\text{map } (i \Rightarrow U((Math.sin(i)+1)*Math.pow(2,res.value)/2).toInt)
val mySinus = Mem(UInt(16 bits), sinus(1024, 16 bits)) // memory init with a sinus
```