

## SpinalHDL CheatSheet – Symbolic



## Register



## Component

val pin = out Bool

ctrl.io.enable := True

val subComp = new SubComp


val ctrl = new Pwm(width = 10)


```
class SubComp extends Component{
  val io = new Bundle {
   val dutyCycle = out UInt(16 bits)
                        SubComp
  io.dutyCycle := 42
                               42 → dutyCycle
class Pwm(width : Int) extends Component{
 val io = new Bundle{
  val dutyCycle = in UInt(width bits)
  val enable = in Bool
                                  Pwm
  val pwm
              = out Bool
                         pwm 🗪
                             enable
// ...
                             dutyCycle
class Toplevel extends Component{
  val io = new Bundle{
```

```
ctrl.io.dutyCycle := subComp.io.dutyCycle << 6
ctrl.io.pwm <> io.pin //Autoconnect
                  Toplevel
                           Pwm
     SubComp
                                pwm → pin
                  → enable
      dutyCycle →
                       dutyCycle
```

```
class Toplevel extends Component{
//...
 val something = new Area{
  val x = Reg(Bool)
 val another = new Area{
  val y = !something.x
                               Toplevel
//..
                     something
                                         another
```

## Datatype/Interface





readData

out(enable,rwn,address,writeData)

in(readData)