Spinal CheatSheet - Lib



	Stream
Interface	valid, ready, payload
Example	val myStream = Stream(T)
	val myStream = master/slave Stream(T)
Connection	
slave << master master >> slave	Connect the slave to the master stream
s <-< m m >-> s	Connect with a register stage (1 lactency)
s < m<br m >/> s	Connect with a register stage + mux(0 latency)
s <-/< m m >-/> s	bandwith divided by 2
Function	.haltWhen(cond), .throwWhen(cond), .queue(size:Int), .fire, .isStall
StreamFifo	val myFifo = StreamFifo(dataType=Bits(8 bits), depth=128) /.push, .pop, .flush, .occupancy
StreamFifoCC	val myFifo = StreamFifoCC(dataType=Bits(8 bits), depth=128, pushClock=clockA, popClock=clockB)
StreamCCByToggle	val bridge = StreamCCByToggle(dataType=Bits(8 bits), inputClock=clockA, outputClock=clockB)
StreamArbiter	val arbitredABC = StreamArbiterFactory.arbitration.lock. onArgs(Seq[Stream[T]F)) Arbitration: lowerFirst, roundRobin, sequentialOrder Lock: noLock, transactionLock, fragmentLock val arbitredDEF = StreamArbiterFactory.lowerFirst.noLock.onArgs(streamA, streamB, streamC)
StreamFork	<pre>val fork = new StreamFork(T, 2) fork.io.input << input // Connect the input stream fork.io.outputs(0) //Get the fork stream 0</pre>
StreamDispatcherSequence	<pre>val dispatchedStreams = ial StreamDispatcherSequencial(input=inputStream, outputCount=3)</pre>
StreamMux	val outStream = StreamMux(UInt, Seq[Stream[T]]/Vec[Stream[T]])
StreamDemux	val demux = StreamDemux(T, portCount :Int) //demux.io.select, demux.io.input, demux.io.output
StreamJoin : translateWit	h val ??? Flov
Interface va	lid, payload
Example va	myFlow = Flow(T)
rampie va	myFlow = master/slave Flow(T)
Connection s <	< m. m >> s, s <-< m, m >-> s
Function .to	Reg(), .throwWhen(cond)
	Fragmen
Interface last, payload	I

Function	.toReg(), .throwWhen(cond)	
		Fragment
Interface	last, payload	
Example	<pre>val myStream = slave Stream (Fragment[T]) val myFlow = master Flow (Fragment[T])</pre>	
Function	.first, .tail, .isFirst, .isTail, .isLast, .insterHeader(T)	
		State machine


```
val sm = new StateMachine{ // Style A
                                             val sm = new StateMachine{ // Style B
  always{
                                               val sS1 = new State with EntryPoint
     when(cond) { goto (sS1) }
                                               val sS2 = new State
                                               always{
  val sS1:State=new State with EntryPoint{
                                                  when(cond) { goto (sS1) }
     onEntry{ }
     whenIsActive{ goto (sS2) }
                                               sS1
     onExit {}
                                                  .onEntry()
                                                  .whenIsActive{ goto (sS2) }
  val sS2:State= new State{
                                                  .onExit()
     whenIsActive{ goto(sSx) }
                                                  .whenIsActive{ goto(sSx) }
```

Delay: val sDelay: State = new StateDelay(40) { whenCompleted(goto(stateH)) }

Inner SM: val stateC = new StateFsm(fsm=internalFsm()) { whenCompleted{ goto(stateD) }}

```
when(Completed{ goto(stateB) } }
def internalFsm() = new StateMachine { // Internal SM
val counter = Reg(UInt(B bits)) init (0)
val stateA: State = new State with EntryPoint { whenIsActive { goto(stateB) } }
val stateB: State = new State {
onEntry (counter := 0)
whenIsActive {
when(counter :== 4) { exit() }
counter := counter + 1
}
}
```

			Utils
Delay(singal, cycle)	Delay a signal of x clock	History(T, len, [when, init])	Shit register
toGray(x:UInt)	Return the gray value	fromGray(x : Bits)	Return the UInt value
toGray(x:UInt)	Return the gray value	fromGray(x : Bits)	Return the UInt value
Reverse(T)	Flip all bits	Endianness(T,[base])	Big-Endian <-> Littre-Endian
OHToUInt(Seq[Bool]/BitVector)	Index of the single bit	CountOne(Seq[Bool]/BitVector)	Number of bits set
MajorityVote(Seq[Bool]/BitVector)	True if nuber bit set is < x.size/2	BufferCC(T)	Buffer clock domain
LatencyAnalysis(Node*)	Return the shortest path	Counter(BigInt)	Counter
		Bus Sla	ive Factory



BusSlaveFactory (Base Functions):

.busDataWidth, read(that,address,bitOffset), .write(that,address,bitOffset), .onWrite(address)(doThat), .onRead(address)(doThat), .nonStopWrite(that,bitOffset)

BusSlaveFactory (Derived Functions):

readAndWrite(that,address,bitOffset), readMultiWord(that,address), writeMultiWord(that,address), createWriteOnly(dataType,address,bitOffset), createReadWrite(dataType,address,bitOffset), createAndDriveFlow(dataType address,bitOffset), driveNateAndRead(that,address,bitOffset), driveNateAndRead(that,address,bitOffset), driveNateAndRead(that,address,bitOffset), driveNateAndRead(that,address,bitOffset), address,bitOffset), driveNateAndRead(that,address,bitOffset), driveNateAndRead(that,addre

class AvalonUartCtrl(uartCtrlConfig : UartCtrlGenerics, rxFifoDepth : Int) extends Component{ val io = new Bundle{

val bus = slave(AvalonMM(AvalonMMUartCtrl.getAvalonMMConfig)) /tab2> val uart = master(Uart())

val uartCtrl = new UartCtrl(uartCtrlConfig) io.uart <> uartCtrl.io.uart

val busCtrl = AvalonMMSlaveFactory(io.bus) busCtrl.driveAndRead(uartCtrl.io.config.clockDivider,address = 0)

busCtrl.driveAndRead(uartCtrl.io.config.frame.address = 4)
busCtrl.createAndDriveFlow(Bits(uartCtrlConfig.dataWidthMax bits),address = 8).toStream >->

uartCtrl.io.write
busCtrl.readStreamNonBlocking(uartCtrl.io.read.toStream.queue(rxFifoDepth),address = 12, validBitOffset =

 $busCtrl.readStreamNonBlocking(uartCtrl.io.read.toStream.queue(rxFifoDepth), address = 12, validBitOffset \\ 31, payloadBitOffset = 0) \}$

Master/Slave interface

UART Controller

val uartCtrl = new UartCtrl()
uartCtrl io.config.set(lockDivider(921600)
uartCtrl io.config.frame.datal.ength := 7 // 8 bits
uartCtrl io.config.frame.parity := UartParityType.NONE // NONE, EVEN, ODD
uartCtrl io.config.frame.stop := UartStopType.ONE // ONE, TWO
uartCtrl io.uart <> io.uart