

#### Summary

- Why a new language
- Language introduction / dissection / comparison
- Examples (a lot)

### Why a new language

- Because of current HDL :
  - Verbosity, endless wiring, copy paste
  - Wire level, can't define abstractions
  - Broken features
    - Can't parameterize records/struct
    - Can't define record's elements directions individually
    - SystemVerilog interface
    - No hardware «meta-description» capabilities
  - They were initially designed for simulation
  - Heavy legacy

#### Language introduction

- Open source , started in december 2014
- Focus on only on RTL
- Compatibility/interoperability is fine
  - It generate VHDL/Verilog files
  - It can integrate VHDL/Verilog IP as blackbox
- Abstraction level :
  - Start at the same level than VHDL
  - Finish between VHDL and HLS
  - The user can create new abstraction levels

#### Language dissection

- Spinal language is «integrated» in Scala
  - You can use all the Scala syntax / library
  - Scala IDE are helpful and free
  - Object oriented and functional paradigms
- 2 layers
  - Core : Low level RTL
  - Lib : High level RTL, based on the Core layer
- How it work
  - 1. Use Spinal syntax to describe your RTL,
  - 2. Run Scala,
  - 3. VHDL/Verilog is generated.

#### At this point it's very important:

- To be open minded.
- To forget pessimism as there is no logic overhead in the generated code.
- Not to be disturbed by the fact that Spinal HDL is only a RTL language. That's not a problem.
- Not to be afraid by the fact that you will have to simulate/synthesize a VHDL/Verilog file, while the specification is written in Spinal. That too isn't a problem.

#### Justification:

There is many good verification solutions for the generated VHDL/Verilog (SystemVerilog, Formal verification, cocotb)

<sup>•</sup> The component hierarchy and all names are preserved durring the VHDL/Verilog generation. This make the navigation between the Scala code and the generated one easy.

# A simple component

#### Combinatorial, Latch/Loop

```
class MyComponent extends Component {
 val io = new Bundle {
  val a
          = in Bool
  val b = in Bool
  val c = in Bool
  val result = out Bool
 io.result := (io.a & io.b) | (!io.c)
class MyComponent extends Component {
 //...
 //Latch/Loop detected, not allowed by Spinal
 io.result := io.a | io.result
                                                    result
```

# Signals

```
class MyComponent extends Component {
  val io = new Bundle {
    val a = in Bool
    val b = in Bool
    val c = in Bool
    val output = out Bool
  }
  val a_and_b = Bool
  a_and_b := io.a & io.b
  val not_c = ! io.c
  io.output := a_and_b | not_c
}
```

#### **Generated VHDL**

```
class MyComponent extends Component {
  val io = new Bundle {
   val a = in Bool
  val b = in Bool
  val c = in Bool
  val output = out Bool
  }
  val a_and_b = io.a & io.b
  val not_c = !io.c
  io.output := a_and_b | not_c
}
```

```
entity MyComponent is
 port(
  io_a : in std_logic;
  io b: in std logic;
  io_c : in std_logic;
  io output : out std logic
 );
end MyComponent;
architecture arch of MyComponent is
 signal a_and_b : std_logic;
 signal not c: std logic;
begin
 io_output <= (a_and_b or not_c);</pre>
 a and b <= (io a and io b);
 not_c <= (not io_c);
end arch;
```

#### Registers


```
class MyComponent extends Component {
 val io = new Bundle {
  val a = in Bool
 val reg1 = Reg(Bool)
 val reg2 = Reg(Bool) init(False)
 val reg3 = RegInit(False)
 val reg4 = RegNext(io.a)
               reg2
     reg1
                         reg3
                                     reg4
              reset
                         reset
```

#### ClockDomains

```
class MyTopLevel extends Component {
val io = new Bundle {
  val coreClk
               = in Bool
  val coreReset = in Bool
val coreClockDomain = ClockDomain(
  clock = io.coreClk,
  reset = io.coreReset,
  config = ClockDomainConfig(
   clockEdge
                   = RISING,
                   = ASYNC,
   resetKind
   resetActiveLevel = HIGH
                                                              myCoreClockedRegister
val coreArea = new ClockingArea(coreClockDomain) {
  val myCoreClockedRegister = Reg(UInt(4 bit))
  //...
```

#### Organize things

```
class UartCtrlTx extends Component {
  val io = new Bundle {
    // io definition
  }
  val timer = new Area {
    // emit a pulse that is used as time reference
    // in the state machine
  }
  val stateMachine = new Area {
    // some logic
  }
}
```



# Unify logic and FF

```
val cond
                          = Bool
                                                                 cond - mySignal
val mySignal
                          = Bool
val myRegister
                          = Reg(UInt(4 bits))
                                                                      myRegister
val myRegisterWithReset = Reg(UInt(4 bits)) init (0)
                                                                   cond -
mySignal := False
when(cond) {
 mySignal
                        := True
                                                                 myRegisterWithReset
 myRegister
                       := myRegister + 1
 myRegisterWithReset := myRegisterWithReset + 1
                                                                  cond -E
                                                                    clk
                                                                        reset
```

# No more component binding

```
architecture arch of something is
 signal sub condA : std logic;
 signal sub condB : std logic;
 signal sub result : std logic;
 component SubComponent
   port(condA : in std logic;
         condB : in std logic;
        result : out std logic);
 end component;
begin
 sub : SubComponent
   port map (condA => sub condA
                                                             TopComponent
             condB => sub condB
             result => sub result);
end arch;
                                                          sub: SubComponent
                                                           condA
                                                                         result •
                                                           condB
 class TopComponent extends Component{
  val sub = new SubComponent
```

#### Component instance

io.output := sub.io.result | io.b

```
class SubComponent extends Component{
 val io = new Bundle {
  val input = in Bool
  val result = out Bool
                                                                 TopLevel
                                                       sub: SubComponent
class TopLevel extends Component {
 val io = new Bundle {
                                                     input input
                                                                       result 🗪
                                              a →
  val a
         = in Bool
                                                                                            result
  val b = in Bool
  val output = out Bool
 val sub = new SubComponent
 sub.io.input := io.a
```

#### UInt, Vec, When

```
class MyComponent extends Component
 val io = new Bundle {
  val conds = in Vec(Bool,2)
  val result = out UInt(4 bits)
 when(io.conds(0)){
  io.result := 2
  when(io.conds(1)){
   io.result := 1
 } otherwise {
  io.result := 0
```



#### Enum, Area, switch

```
class TopLevel extends Component {
//...
val logicArea = new Area {
 val flag = Bool
                                            logicArea
 //...
val fsmArea = new Area {
                                                  logicArea.flag
 val state = RegInit(MyEnum.state0)
 switch(state) {
   is(MyEnum.state0) {
                                             fsmArea
    when(logicArea.flag) {
     state := MyEnum.state1
   default {
                                   object MyEnum extends SpinalEnum {
    //...
                                    val state0, state1, anotherState = newElement
```

#### For, Variable, Generics

```
class CarryAdder(size: Int) extends Component {
 val io = new Bundle {
  val a = in UInt (size bits)
  val b = in UInt (size bits)
  val result = out UInt (size bits)
 var c = False
 for (i <- 0 until size) {
  val a = io.a(i)
  val b = io.b(i)
  io.result(i) := a ^ b ^ c
  c = (a \& b) | (a \& c) | (b \& c);
```

# Bundle, Generics, Vec, Packing

```
case class Color(channelWidth : Int) extends Bundle{
 val r = UInt(channelWidth bit)
 val g = UInt(channelWidth bit)
 val b = UInt(channelWidth bit)
class ColorSelector(sourceCount : Int,channelWidth: Int) extends Component {
 val io = new Bundle {
             = in UInt(log2Up(sourceCount) bits)
  val sources = in Vec(Color(channelWidth), sourceCount)
  val result = out Bits (3*channelWidth bit)
                                                              sel →
                                                         sources 0 →
 io.result := io.sources(io.sel).asBits
                                                         sources_1 →
                                                                                result
                                                        sources_N
```

# Memory

```
//Memory of 1024 Bool
val mem = Mem(Bool, 1024)

//Write it
mem(5) := True

//Read it
val read0 = mem.readAsync(4)
val read1 = mem.readSync(6)
```

### Less scope limitations

```
val valid = Bool
val regA = Reg(UInt(4 bit))

def doSomething(value : Int) = {
  valid := True
  regA := value
}

when(???){
  doSomething(4)
}
```

# Function, User utils (1)

```
case class Color(channelWidth: Int) extends Bundle {
 val r = UInt(channelWidth bit)
 val g = UInt(channelWidth bit)
 val b = UInt(channelWidth bit)
 def +(that: Color): Color = {
  val result = cloneOf(this)
  result.r := this.r + that.r
  result.g := this.g + that.g
  result.b := this.b + that.b
  return result
```

# Function, User utils (2)

```
class ColorSumming(sourceCount: Int, channelWidth: Int) extends Component {
 val io = new Bundle {
  val sources = in Vec(sourceCount, Color(channelWidth))
  val result = out(Color(channelWidth))
                                             sources_0
 var sum = io.sources(0)
                                             sources_1
 for (i <- 1 until sourceCount) {</pre>
                                             sources_2
  sum \= sum + io.sources(i)
                                             sources N →
 io.result := sum
// But you can do all this stuff by this way
// io.result := io.sources.reduce((a,b) => a + b)
```

#### Basic abstractions

```
val timeout = Timeout(1000)
when(timeout){ //implicit conversion to Bool
 timeout.clear() //Clear the flag and the internal counter
//Create a counter of 10 states (0 to 9)
val counter = Counter(10)
counter.clear()
               //When called it reset the counter. It's not a flag
counter.increment() //When called it increment the counter. It's not a flag
counter.value //current value
counter.valueNext //Next value
counter.willOverflow //Flag that indicate if the counter overflow this cycle
when(counter === 5){ ...}
```

#### Flow, Stream

```
case class Flow[T <: Data](dataType: T) extends Bundle {
  val valid = Bool
  val data: T = cloneOf(dataType)
}

case class Stream[T <: Data](dataType: T) extends Bundle {
  val valid = Bool
  val ready = Bool
  val data: T = cloneOf(dataType)
}

val myStreamOfRGB= Stream(RGB(8,8,8))</pre>
```

#### Stream components

```
class Fifo[T <: Data](dataType: T, depth: Int) extends Component {</pre>
 val io = new Bundle {
  val push = slave     Stream (dataType)
                                                                         Fifo
  val pop = master Stream (dataType)
                                                                   push
                                                                                pop
 //...
class Arbiter[T <: Data](dataType: T, portCount: Int) extends Component {</pre>
 val io = new Bundle {
  val sources = Vec(slave(Stream(dataType)), portCount)
                                                                        Arbiter
  val sink
              = master(Stream(dataType))
                                                                                sink 🛋
                                                                   sources 0
                                                                   sources 1
                                                                   sources N
```

#### Stream functions

```
case class Stream[T <: Data](dataType: T) extends Bundle {</pre>
// ...
 def connectFrom(that: Stream[T]) = {
 // some connections between this and that
 def m2sPipe(): Stream[T] = {
  val outputStage = cloneOf(this)
  val validReg = RegInit(False)
  val dataReg = Reg(dataType)
  // some logic
  return outputStage
 def << (that: Stream[T]) = this.connectFrom(that)</pre>
 def <-< (that: Stream[T]) = this << that.m2sPipe()</pre>
val myStreamA,myStreamB = Stream(UInt(8 bit))
```

```
this outputStage

valid valid

data data

ready ready
```

# Functional programming

```
Case class LineTag extends Bundle {
 val valid = Bool
 val address = UInt(32 bit)
 val dirty = Bool
 def hit(targetAddress : UInt) : Bool = valid && address === targetAddress
val lineTags = Vec(LineTag(), 8)
val lineHits = lineTags.map(lineTag => lineTag.hit(targetAddress))
val lineHitValid = lineHits.reduce((a,b) => a | | b)
val lineHitIndex = OHToUInt(lineHits)
              map(x*2)
                                      reduce(x+y)
```

# Scala is here to help you

```
class SinusGenerator(resolutionWidth: Int,sampleCount: Int) extends Component {
val io = new Bundle {
  val sin = out SInt (resolutionWidth bits)
 def sinTable = (0 until sampleCount).map(sampleIndex => {
  val sinValue = Math.sin(2 * Math.PI * sampleIndex / sampleCount)
  S((sinValue * ((1 << resolutionWidth) / 2 - 1)).toInt, resolutionWidth bits)
 })
val rom = Mem(SInt(resolutionWidth bit), initialContent = sinTable)
val phase = CounterFreeRun(sampleCount)
val sin = rom.readSync(phase)
```

#### Netlist analyser / Latency analysis


```
class MyComponentWithLatencyAssert extends Component {
 val io = new Bundle {
  val slavePort = slave Stream (UInt(8 bits))
  val masterPort = master Stream (UInt(8 bits))
//These 3 line are equivalent to io.slavePort.queue(16) >/-> io.masterPort
 val fifo = new StreamFifo((UInt(8 bits)),16)
fifo.io.push << io.slavePort // << is a connection operator without decoupling
 fifo.io.pop >/-> io.masterPort //>/-> is a connection operator with decoupling
 assert(3 == latencyAnalysis(io.slavePort.data,io.masterPort.data))
 assert(2 == latencyAnalysis(io.masterPort.ready,io.slavePort.ready))
```

#### **FSM**

- They could be defined with regular syntax (Enum, Switch)
- You can also use a much more friendly syntax which support some helpful features
  - onEntry / onExit / whenIsActive / whenIsNext blocs
  - State with inner FSM
  - State with multiple inner FSM (parallel execution)
  - Delay state
  - You can extends the syntax by defining new state types

#### FSM style A


```
val io = new Bundle{
  val result = out Bool
}
```



```
val fsm = new StateMachine{
 io.result := False
 val counter = Reg(UInt(8 bits)) init (0)
 val stateA : State = new State with EntryPoint{
  whenIsActive (goto(stateB))
 val stateB : State = new State{
  onEntry(counter := 0)
  whenIsActive {
   counter := counter + 1
   when(counter === 4){
    goto(stateC)
  onExit(io.result := True)
 val stateC : State = new State{
  whenIsActive (goto(stateA))
```


#### FSM style B


```
val io = new Bundle{
  val result = out Bool
}
```



```
val fsm = new StateMachine{
 val stateA = new State with EntryPoint
 val stateB = new State
 val stateC = new State
 val counter = Reg(UInt(8 bits)) init (0)
 io.result := False
 stateA
  .whenIsActive (goto(stateB))
 stateB
  .onEntry(counter := 0)
  .whenIsActive {
   counter := counter + 1
   when(counter === 4){
    goto(stateC)
  .onExit(io.result := True)
 stateC
  .whenIsActive (goto(stateA))
```

#### Meta-hardware description





Name	Туре	Access	Address	Description
clockDivider	UInt	RW	0	Set the UartCtrl clock divider
frame	UartCtrlFrameConfig	RW	4	Set the dataLength, the parity and the stop bit configuration
writeCmd	Bits	w	8	Send a write command to the UartCtrl
writeBusy	Bool	R	8	Bit 0 => zero when a new writeCmd could be sent
read	Bits ## Bool	R	12	Bit 0 => read data valid Bit 8 downto 1 => read data

```
class AvalonUartCtrl(uartCtrlConfig: UartCtrlGenerics, rxFifoDepth: Int) extends Component{
val io = new Bundle{
  val bus = slave(AvalonMM(AvalonMMUartCtrl.getAvalonMMConfig))
  val uart = master(Uart())
val uartCtrl = new UartCtrl(uartCtrlConfig)
 io.uart <> uartCtrl.io.uart
val busCtrl = AvalonMMSlaveFactory(io.bus)
//Make clockDivider register
 busCtrl.driveAndRead(uartCtrl.io.config.clockDivider, address = 0)
//Make frame register
 busCtrl.driveAndRead(uartCtrl.io.config.frame, address = 4)
//Make writeCmd register
val writeFlow = busCtrl.createAndDriveFlow(Bits(uartCtrlConfig.dataWidthMax bits), address = 8)
 writeFlow.toStream.stage() >> uartCtrl.io.write
//Make writeBusy register
 busCtrl.read(uartCtrl.io.write.valid, address = 8)
//Make read register
 busCtrl.readStreamNonBlocking(uartCtrl.io.read.toStream.queue(rxFifoDepth), address = 12)
```

#### About FSM and AvalonMMSlaveFactory

Both aren't part of Spinal core but are implemented on the top of it in the Spinal lib. Which mean these tools were created without any special interaction or special knowledge of the Spinal compiler.

They are only a mix of Scala OOP/FP with some Spinal basic syntax to generate the right hardware!

#### **About Scala**

- Free Scala IDE (eclipse, intelij)
  - Highlight syntax error
  - Renaming flexibility
  - Intelligent auto completion
  - Code's structure overview
  - Navigation tools
- Allow you to extend the language
- Provide many libraries

#### Spinal work perfectly on FPGA

- RISCV CPU, 5 stages, 1.15 DMIPS/Mhz
  - MUL/DIV
  - Instruction/Data cache
  - Interrupts
  - JTAG debugging
- Avalon/APB UART
- Avalon VGA
- Pipelined and multi-core fractal accelerator

#### About Spinal project

- Completely open source :
  - https://github.com/SpinalHDL/SpinalHDL
- Online documentation :
  - https://spinalhdl.github.io/SpinalDoc/
- Ready to use base project :
  - https://github.com/SpinalHDL/SpinalBaseProject
- Communication channels :
  - spinalhdl@gmail.com
  - https://gitter.im/SpinalHDL/SpinalHDL
  - https://github.com/SpinalHDL/SpinalHDL/issues