
SpinalHDL CheatSheet – Symbolic




Component


//..

```
class SubComp extends Component{
  val io = new Bundle {
    val dutyCycle = out UInt(16 bits)
                        SubComp
  io.dutyCycle := 42
class Pwm(width : Int) extends Component{
 val io = new Bundle{
  val dutyCycle = in UInt(width bits)
  val enable = in Bool
                                   Pwm
  val pwm
              = out Bool
                         pwm 🗪
                             enable
// ...
                             dutyCycle
class Toplevel extends Component{
  val io = new Bundle{
    val pin = out Bool
```

```
42 → dutyCycle
  val subComp = new SubComp
  val ctrl = new Pwm(width = 10)
  ctrl.io.enable := True
  ctrl.io.dutyCycle := subComp.io.dutyCycle << 6
  ctrl.io.pwm <> io.pin //Autoconnect
                     Toplevel
                              Pwm
       SubComp
                                   pwm pin
                     → enable
        dutyCycle →
                         dutyCycle
class Toplevel extends Component{
//...
val something = new Area{
  val x = Reg(Bool)
```

```
val another = new Area{
 val y = ~something.x
                             Toplevel
                    something
                                       another
```





```
class MappedFifo( packetWidth : Int,
                fifoDepth: Int) extends Component{
 val io = new Bundle{
                                     MappedFifo
   val apb = slave(MemoryPort(
      addressWidth = 32,
                                   mem
                                                  pop |→
     dataWidth = 32
   val pop = master(Stream(Bits(packetWidth bits)))
 // ...
```