



Encoding Type for Enum are native, binarySequencial, binaryOneHot

0 71	Litera
Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = B "8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"
M"binaryNumber"	val itMatch = myBits === M"0010" Assignments

x ⇔ y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =
x.assignFromBits(Bits)	Can be used to assign enum to bits
x.assignFromBits(Bits,h	i:Int,lo:Int), x.assignFrom(Bits, offset:Int,
bitCount:BitCount)	

VHDL, Verilog <=

x := y

val r = Reg(DataType)

,	Range
myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits
myBits(0 until 5) //5 bits	myBits(5) //bit 5
myUInt := (default -> true)	myUInt := (myUInt.range -> true)
myUInt := (3 -> true, default ->	false)
myUInt := ((3 downto 1) -> tru	e, default -> false)

an mysoor - myome o(dendar > dde)	Register
val myBool = myUInt === U(default -> true)	
-,	

val r = RegInit(U"010")

val r = RegNext(signal)val r = RegNextWhen(signal,cond) Function: set(), clear(), setWhen(cond), clearWhen(cond), init(value), randBoot()

Condition
witch(x){ is(value1){ //when x === value1 } is(value2){ // when x === value2 } default{
//default code }
/henFalse

val muxOutput = Mux(cond,whenTrue,whenFalse)		
val bitwiseResult = myBits.mux(myBits := Select(
0 -> (io.src0 & io.src1),	cond1 -> value1,	
1 -> (io.src0 io.src1),	cond2 -> value2,	
default -> (io src0))	default => value3)	

as	sert(
	assertion = cond1,
	message = "My message",
	severity = ERROR // WARNING, NOTE, FAILURE
`\	

		Units
Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz	
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms	
Bytes, kB, MB, GB, TB	val size:BigInt = 4MB	
Bits, Bit	val myBits = Bits(3 bits)	

									O	perato
	!x	x + y x - y x * x	x < y x > y x <= y x >= y	x =\= y x === y	x >> y x << y	x ^ y x l y x & y	~x	x && y x y	x ## y	x @@ y
Bool	v			~		V		~	V	
SInt/UInt		~	~	~						V
Bits				V	V	V	V		V	

Bits SInt	.resize(y:Int), .resized, .range, .high, x(hi,lo), x(offset,width), x(index) .xorR, .orR, .andR, .clearAll, .setAll, .setAllTo(Boolean),
UInt	setAllTo(Bool),
	.msb, .lsb
Bool:	.set, .clear, .rise[(init)], .fall[(init)], .setWhen(cond),

	Bundl
case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32 bits)
def isBlack = red === 0 & green === 0 & blue	val b = in(MyType)
=== 0	val c = out UInt(32
}	bits)
	}

val addr = UInt(config.addrWidth bits)
val dataWr, dataRd = Bits(config.dataWidth bits)
val cs,rw = Bool
def asMaster(): this.type = {
out(addr, dataWr, cs, rw)
in(dataRd)
}
def asSlave(): this.type = this.asMaster().flip() //Flip reverse all in out
}

.rotateLeft(y:UInt)

class Bus(val config: BusConfig) extends Bundle {

val masterBus = Bus(BusConfig).asMaster() val slaveBus = Bus(BusConfig).asSlave()

val io = new Bundle{

Assertion

!! Thanks to the Lib this code can be written different (cf xxxx) !! in/out Bool, in/out Bits/UInt/SInt[(x bits)], in/out(T) // Create input/output master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

Compone	entAre
class AndGate(width : Int) extend Componen	it{ val myCounter = new Area{
val io = new Bundle{	val tick = Bool
<pre>val value = out Bits(width bits)</pre>	
<pre>val in1,in2 = in Bits(width bits)</pre>	}
}	io.output := myCounter.tick
io.value := io.in1 & io.in2	
}	
	ClockDomain

Configuration	val myConfig = ClockDomainConfig(clockEdge = RISING, // FALLING resetKind = ASYNC, // SYNC, BOOT resetActiveLevel = LOW, // HIGH softResetActiveLevel = LOW, // HIGH clockEnableActiveLevel = LOW // HIGH)
Clock Domain	val myCD = ClockDomain(ioClock,ioReset, myConfig)
Area	val coreArea = new ClockingArea(myCD){ val myReg = Reg(UInt(32 bits)) //Reg clocked with ioClock

	External	val myCD = ClockDomain.external("myClockName")
	Clock	var mycb = clockDomani.external(myclocki vanic)

ClockDomain.current.frequency.getValue//Return frequency of the clock

Fixed Point
val q1= SFix(8 exp, -2 exp)
val q0 = SFix(8 exp,11 bits)
x+y, x-y, x*y
x << y, x >> y, x > ly, x < ly
x>y, x <y, x="">=y, x<=y</y,>
Int, myUInt.toUFix, mySInt.toSFix
resolution

	BlackBox	Cast	
	am(_wordWidth: Int) extends BlackBox {	myBool.asBits/asUInt/asSInt	
val generic = new Generic {		myBits.asBool/asUInt/asSInt	
<pre>val wordWidth = _wordWidth }</pre>		myUInt.asBool/asBits/asSInt	
val io = new		mySInt.asBool/asBits/asUInt	
val clk = i	n Bool ew Bundle {		
val wi = iii			
		Attribute	
}		addAttribute(name)	
	main(clock=io.clk)	addAttribute(name.value)	
}	Secretary Provided //III-		
vai ram = new C	CurstomRam(16) //Use as a component	RAM	
	val myRAM = Mem(type,size:Int) // RA	24.22	
Declaration	val myROM = Mem(type,size.int) // RAM val myROM = Mem(type,initialContent : Array[Data]) // ROM		
Write access	mem(address) := data mem.write(address, data, [mask])		
Read access	myOutput := mem(x) mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite],[clockCrossing])		
BlackBoxing	mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def main(args: Array[String]) { SpinalConfig() .addStandardMemBlackboxing(blackboxAll) //Option: blackboxAll, //blackboxAllWhatsYouCan, blackboxRequestedAndUninferable // blackboxNolylfRequested .generateVhdl(new TopLevel) }		
readUnderWri	te dontCare, readFirst, writeFirst		
Mixed width RAM	mem.writeMixedWidth(address, data, [readUnderWrite]) mem.readAsyncMixedWidth(address, data, [readUnderWrite]) mem.readSyncMixedWidth(address, data, [enable], [readUnderWrite], [clockCrossing]) mem.readWriteSyncMixedWidth(address, data, enable, write, [mask], [readUnderWrite], [crossClock])		
		HDL Generation	

	111
lVhdl(new MyTopLevel()) // Generate VHDL file	

SpinalVhdl(new MyTopLevel()) // Generate VHDL file	
SpinalVerilog(new MyTopLevel()) // Generate Verilog file	
SpinalConfig(mode = Verilog, // VHDL targetDirectory="temp/myDesign", defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING, resetKind=ASYNC), defaultClockDomainFrequency = FixedFrequency(50 MHz), OnlyStdLogicVetorArTopLevello = true) ,generate(new myComponent())	
SpinalConfig(dumpWave = DumpWaveConfig(depth = 0)).generateVhdl(new MyC	on

//Gen wave file
SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) // Add a

Template

SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) // Add a prefix to the package	
def main(args: Array[String]): Unit = {	

	// Option :vho	dl,verilo	og, -o,ta	rgetDirec	ctory
}					

import spinal.core // import the core
class MyTopLevel() extends Component { //Create a Component
val io = new Bundle {
val a,b = in Bool
val c = out Bool
}
io.c := io.a & io.b
}
object MyMain {
def main(args: Array[String]) {
SpinalVhdl(new MyTopLevel()) //Generate a VHDL file
}
1

	Ulls
og2Up(x : BigInt)	Number of bit needed to represent x
sPow2(x : BigInt)	Return true if x is a power of two
oundUp(that : BigInt, by : BigInt)	Return the first by multiply from that (included)
Cat(x : Data*)	Concatenate all arguments
	Function

Cat(x : Data*)	Concatenate all arguments		
	Funct	i	
// Function to multiply a Ul def coef(value : UInt,by : F	Int by a scala Float value. Float): UInt = (value * U((255*by).toInt,8 bits) >> 8)		
def clear() : Unit = counter	:= 0 // Clear the register counter		
def sinus(size:Int) : Array[5 (0 to size).map (i => S((l	SInt] = { ?????? Math.sin(i * 2 * Math.PI) * 1000).toInt))		
<pre>val mySinus = Mem(SInt(1</pre>	6 bit), sinus(1024)) // memory init with a sinus		

val/def TODO Scala Tricks TODO