Spinal CheatSheet - Lib



	Stream		
Interface	valid, ready, payload		
Example	val myStream = Stream(T)		
Connection	val myStream = master/slave Stream(T)		
slave << maste master >> slav			
s <-< m m >-> s	Connect with a register stage (1 lactency)		
s < m<br m >/> s	Connect with a register stage + mux(0 latency)		
s <-/< m m >-/> s	bandwith divided by 2		
Function	.haltWhen(cond), .throwWhen(cond), .queue(size:Int), .fire, .isStall		
StreamFifo	<pre>val myFifo = StreamFifo(dataType=Bits(8 bits), depth=128) // .push, .pop, .flush, .occupancy</pre>		
StreamFifoCC	val myFifo = StreamFifoCC(dataType=Bits(8 bits), depth=128, pushClock=clockA, popClock=clockB)		
StreamCCByT	<pre>loggle val bridge = StreamCCByToggle(dataType=Bits(8 bits), inputClock=clockA, outputClock=clockB)</pre>		
StreamArbite	<pre>val arbitredABC = StreamArbiterFactory.arbitration.lock .onArgs(Seq[Stream[T]])/Stream[T]*)) Arbitration : lowerFirst, roundRobin, sequentialOrder Lock : noLock, transactionLock, fragmentLock val arbitredDEF = StreamArbiterFactory.lowerFirst.noLock.onArgs(streamA, streamB, streamC)</pre>		
StreamFork	<pre>val fork = new StreamFork(T, 2) fork.io.input << input // Connect the input stream fork.io.outputs(0) //Get the fork stream 0</pre>		
StreamDispat Sequencial	<pre>cher val dispatchedStreams = StreamDispatcherSequencial(input=inputStream, outputCount=3)</pre>		
StreamMux	<pre>val outStream = StreamMux(UInt, Seq[Stream[T]]/Vec[Stream[T]])</pre>		
StreamDemux	val demux = StreamDemux(T, portCount :Int) //demux.io.select, demux.io.input, demux.io.output		
StreamJoin, translateWith	<pre>val writeJoinEvent = StreamJoin.arg(bus.writeCmd,bus.writeData) val writeRsp = AxiLite4B(bus.config) bus.writeRsp <-< writeJoinEvent.translateWith(writeRsp)</pre>		
Interface	valid, payload		
Example	val myFlow = Flow(T) val myFlow = master/slave Flow(T)		
Connection	s << m, m >> s, s <-< m, m >-> s		
Function	.toReq(), .throwWhen(cond)		
	Fragment		
Interface la	ist, payload		
Evamnle Võ	val myStream = slave Stream (Fragment[T]) val myFlow = master Flow (Fragment[T])		
	irst, .tail, .isFirst, .isTail, .isLast, .insertHeader(T)		
i unction .	not, tun, tot not, totall, totast, thiscitricauci(1)		

State machine


Utile

```
val sm = new StateMachine{ // Style A
                                          val sm = new StateMachine{ // Style B
  always{
                                           val sS1 = new State with EntryPoint
    when(cond) { goto (sS1) }
                                           val sS2 = new State
                                           always {
  val sS1:State=new State with
                                             when(cond) { goto (sS1) }
EntryPoint{
    onEntry{ }
                                           sS1
    whenIsActive{ goto (sS2) }
                                             .onEntry()
    onExit {}
                                              .whenIsActive{ goto (sS2) }
                                             .onExit()
  val sS2:State= new State{
    whenIsActive{ goto(sSx) }
                                             .whenIsActive{ goto(sSx) }
Delay : val sDelay : State = new StateDelay(40) { whenCompleted( goto(stateH) ) }
Inner SM : val stateC = new StateFsm(fsm=internalFsm()) { whenCompleted{
goto(stateD) }}
Parallel SM: val stateD = new StateParallelFsm (internalFsmA(), internalFsmB()){
whenCompleted { goto(stateE) } }
def internalFsm() = new StateMachine { // Internal SM
  val counter = Reg(UInt(8 bits)) init (0)
  val stateA: State = new State with EntryPoint { whenIsActive { goto(stateB) } }
  val stateB: State = new State {
    onEntry (counter := 0)
    whenIsActive {
      when(counter === 4) { exit() }
```

counter := counter + 1

			UIII
Delay(singal, cycle)	Delay a signal of x clock	History(T, len, [when, init])	Shit register
toGray(x:UInt)	Return the gray value	fromGray(x : Bits)	Return the UInt value
toGray(x:UInt)	Return the gray value	fromGray(x : Bits)	Return the UInt value
Reverse(T)	Flip all bits	Endianness(T,[base])	Big- Endian <-> Littre- Endian
OHToUInt(Seq[Bool]/BitVector)	Index of the single bit	CountOne(Seq[Bool]/BitVector)	Number of bits se
MajorityVote(Seq[Bool]/BitVector)	True if nuber bit set is < x.size/2	BufferCC(T)	Buffer clock domain
LatencyAnalysis(Node*)	Return the shortest path	Counter(BigInt)	Counter

Bus Slave Factory



BusSlaveFactory (Base Functions) :

. bus DataWidth, . read(that, address, bit Offset), . write(that, address, bit Offset), . on Write(address)(do That), . on Read(address)(do That), . non Stop Write(that, bit Offset), . on Write(address)(do That), . on Stop Write(that, bit Offset), . on Write(address)(do That), . on Stop Write(that, bit Offset), . on Write(address)(do That), . on Stop Write(that, bit Offset), . on Write(address)(do That), . on Write(addre

BusSlaveFactory (Derived Functions):

. readAndWrite(that, address, bitOffset), . readMultiWord(that, address), . writeMultiWord(that, address), . createWriteOnly(dataType, address, bitOffset), . createReadWrite(dataType, address, bitOffset), . createAndDriveFlow(dataType, address, bitOffset), . drive(that, address, bitOffset), .

.driveAndRead(that,address,bitOffset), .driveFlow(that,address,bitOffset), .readStreamNonBlocking(that,address,validBitOffset,payloadBitOffset), .doBitsAccumulationAndClearOnRead(that,address,bitOffset)

class AvalonUartCtrl(uartCtrlConfig : UartCtrlGenerics, rxFifoDepth : Int) extends
Component {

```
Component{
    val io = new Bundle{
        val bus = slave(AvalonMM(AvalonMMUartCtrl.getAvalonMMConfig)) /tab2>
        val uart = master(Uart())
    }
    val uartCtrl = new UartCtrl(uartCtrlConfig)
    io.uart <> uartCtrl.io.uart
    val busCtrl = AvalonMMSlaveFactory(io.bus)
    busCtrl.driveAndRead(uartCtrl.io.config.clockDivider,address = 0)
    busCtrl.driveAndRead(uartCtrl.io.config.frame,address = 4)
    busCtrl.createAndDriveFlow(Bits(uartCtrlConfig.dataWidthMax bits),address = 8).toStream >> uartCtrl.io.write
```

 $busCtrl.readStreamNonBlocking(uartCtrl.io.read.toStream.queue(rxFifoDepth), address = 12, validBitOffset = 31, payloadBitOffset = 0) \}$

Master/Slave interface

UART Controller

```
class Bus(val config: BusConfig) extends Bundle
with MasterSlave {
  val addr = UInt(config.addrWidth bits)
  val dataWr, dataRd = Bits(config.dataWidth bits)
  val cs.rw = Bool
  def asMaster(): this.type = {
    master(addr, dataWr, cs, rw) // Master drive
  these signals
  slave(dataRd) // Slave drive this signal
  }
}
```

val uartCtrl = new UartCtrl()

uartCtrl.io.config.setClockDivider (921600)

uartCtrl.io.config.frame.dataLength := 7 // 8 bits

uartCtrl.io.config.frame.parity := UartParityType.NONE // NONE, EVEN, ODD uartCtrl.io.config.frame.stop := UartStopType.ONE // ONE, TWO

uartCtrl.io.uart <> io.uart