## Spinal CheatSheet - Core



## Bool Bits/UInt/SInt((x bits)) Bits/UInt/SInt((x bits)) Wee Vec(dataType:Data, size:Int) object myEnum extends SpinalEnum((encoding)){ val IDLE, STATE1 = newElement() }

Encoding Type for Enum are native, binarySequencial, binaryOneHot

M"binaryNumber'

	Literal
Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = B"8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"

#### Assignments

val itMatch = myBits === M"00--10--"

	213319111111111
x := y	VHDL, Verilog <=
x <> y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =
	0 1 1: 1 : 10:

x.assignFromBits(Bits) Can be used to assign enum to Bits x.assignFromBits(Bits,hi:Int,lo:Int), x.assignFrom(Bits, offset:Int, bitCount).

	Range
myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits
myBits(0 until 5) //5 bits	myBits(5) //bit 5
myUInt := (default -> true)	myUInt := (myUInt.range -> true)
	myUInt := ((3 downto 1) -> true, default -> false)
val myBool = myUInt === U(	(default -> true)

		Register
al r = Reg(DataType)	val r = RegInit(U"010")	

#### Conditional

when(cond1){	switch(x){
//when cond1 is true	is(value1){
}.elsewhen(cond2){	//when x === value1
//when (not cond1) and cond2	}
}.otherwise{	is(value2){
//when (not cond1) and (not	// when x === value2
cond2)	}
}	default{
	//default code
	}
	}
val res = cond ? whenTrue	val res =
whenFalse	Mux(cond,whenTrue,whenFalse)
val bitwiseResult = myBits.mux(	myBits := Select(
0 -> (io.src0 & io.src1),	cond1 -> value1,
1 -> (io.src0   io.src1),	cond2 -> value2,
default -> (io.src0) )	default -> value3)
	Assertion

#### assert(

```
assertion = cond1,
message = "My message",
severity = ERROR // WARNING, NOTE, FAILURE
```

	Ullits
Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms
Bytes, Byte, KiB, MiB, GiB, TiB	val size:BigInt = 4 MiB
bits, bit	val myBits:BitCount = 3 bits
exp	val myExp:ExpNumber = 5 exp
noc	vol myPoc-PocCount = 2 noc

								(	Oper	rator
	!x	x + y x - y x * y	x < y x > y x <= y x >= y	x =\= y x ==== y	x >> y x << y	y x   y x & y	~x	x && y x    y	x ## y	x @@ y
Bool	v			~		~		~	~	
SInt/UInt		~	~	~						~
Bits				~	~	~	~		~	

Bits SInt UInt	.resize(y:Int), resized, range, high, x(hi,lo), x(offset,width), x(index) .xorR, orR, andR, .clearAll, .setAll, .setAllTo(Boolean), setAllTo(Bool), .msb, .lsb
Bool:	<pre>.set, .clear, .rise[(init)], .fall[(init)], .setWhen(cond), .clearWhen(cond)</pre>
Bits:	.rotateLeft(y:UInt)

#### in/out, master/slave

in/out Bool, in/out Bits/UInt/SInt[(x bits)], in/out(T) // Create input/output

master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

#### Bundle

	Dunaie
case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32)
def isBlack = red === 0 & green === 0 &	bits)
blue === 0	val b = in(MyType)
}	val c = out UInt(32)
	bits)
	}
class Bus(val config: BusConfig) extends Bund	lle {

class Bus(val config: BusConfig) extends Bundle {
 val addr = UInt(config.addrWidth bits)
 val dataWr, dataRd = Bits(config.dataWidth bits)

val cs,rw = Bool
def asMaster(): this.type = {
 out(addr, dataWr, cs, rw)

in(dataRd)
}
def asSlave(): this.type = this.asMaster().flip() //Flip reverse all in out
}

val io = new Bundle {
 val masterBus = Bus(BusConfig).asMaster()
 val slaveBus = Bus(BusConfig).asSlave()
}
}
I Thanks to the Lib this code can be written di

!! Thanks to the Lib this code can be written different (cf master/slave interface on Lib Sheet) !!

Component	Area
class AndGate(width : Int) extend	val myCounter = new
Component{	Area{
val io = new Bundle{	val tick = Bool
val value = out Bits(width bits)	
val in1,in2 = in Bits(width bits)	}
}	io.output :=
io.value := io.in1 & io.in2	myCounter.tick

## ClockDomain

RAM

```
val myConfig = ClockDomainConfig
                clockEdge = RISING, // FALLING
                 resetKind = ASYNC, // SYNC, BOOT
Configuration
                resetActiveLevel = LOW, // HIGH
                 softResetActiveLevel = LOW, // HIGH
                clockEnableActiveLevel = LOW // HIGH
              val myCD = ClockDomain(ioClock,ioReset,
Clock Domain
              myConfig)
              val coreArea = new ClockingArea(mvCD){
                val myReg = Reg(UInt(32 bits)) //Reg clocked
               with ioClock
External
               val myCD = ClockDomain.external("myClockName")
Clock
```

ClockDomain.current.frequency.getValue//Return frequency of the clock domain

#### 

Cast: myUFix.toUInt, mySFix.toSInt, myUInt.toUFix, mySInt.toSFix

# Function: .maxValue, .minValue, .resolution BlackBox Class CurstomRam(\_wordWidth: Int) extends BlackBox { val generic = new Generic { val wordWidth = \_wordWidth } val io = new Bundle { val clk = in Bool val wr new Bundle { val or new

} Attribute
} addAttribute(name)
mapClockDomain(clock=io.clk) addAttribute(name.value)

val ram = new CurstomRam(16) //Use as a component

val en = in Bool

### RAM

	IVAL.
Declaration	<pre>val myRAM = Mem(type,size:Int) // RAM val myROM = Mem(type,initialContent : Array[Data]) // ROM</pre>
Write access	mem(address) := data mem.write(address, data, [mask])
Read access	myOutput := mem(x) mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite], [clockCrossing])
BlackBoxing	mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def main(args: Array[String]) { SpinalConfig() .addStandardMemBlackboxing(blackboxAll) //Option: blackboxAll, //blackboxAllWhatsYouCan, blackboxRequestedAndUninferable // blackboxCnlylfRequested .generateVhdl(new TopLevel) }

## readUnderWrite dontCare, readFirst, writeFirst

Technology	mem.setTechnology(auto) // auto, ramBlock, distributedLut, registerFile
	mem.writeMixedWidth(address.data.freadUnderWrite))

mem.readAsyncMixedWidth(address, data, [readUnderWrite])

Mixed mem.readSyncMixedWidth(address, data, [enable], width [readUnderWrite],

[readUnderWrite], [crossClock])

[clockCrossing])
mem.readWriteSyncMixedWidth(address, data, enable, write,
[mask],

#### **HDL Generation**

```
SpinalVhdl(new MyTopLevel()) // Generate VHDL file
SpinalVerilog(new MyTopLevel()) // Generate Verilog file
SpinalConfig: mode, debug, defaultConfigForClockDomains,
onlyStdLogicVectorAtTopLevelIo, defaultClockDomainFrequency,
targetDirectory, dumpWave, globalPrefix, device, genVhdlPkg,
phasesInserters, transformationPhases, memBlackBoxers
SpinalConfig(
      mode = Verilog, // VHDL
      targetDirectory="temp/myDesign",
       defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING,
resetKind=ASYNC),
       defaultClockDomainFrequency = FixedFrequency(50 MHz),
       OnlyStdLogicVectorAtTopLevelIo = true
).generate(new myComponent())
Spinal Config (dump Wave = Dump Wave Config (depth = 0)). generate Vhdl ( \begin{subarray}{c} new \\ 
MvComp()) //Gen wave file
SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) //
Add a prefix to the package
SpinalVhdl(new myTopLevel()).printPruned() // Print all signals not used
def main(args: Array[String]): Unit = {
       SpinalConfig.shell(args)(new UartCtrl()) // Config from shell
              // Option : --vhdl, --verilog, -o, --targetDirectory
                                                                                                                                                                                                Template
```

import	spinal.core. // import the core
	(yTopLevel() extends Component { //Create a Component
val io	= new Bundle {
va	a,b = in Bool
va	c = out Bool
}	
io.c:	= io.a & io.b
}	
object l	MyMain {
def n	nain(args: Array[String]) {
Sp	inalVhdl(new MyTopLevel()) //Generate a VHDL file
}	
}	

	Utils
log2Up(x : BigInt)	Number of bit needed to represent x
isPow2(x : BigInt)	Return true if x is a power of two
roundUp(that : BigInt, by : BigInt)	Return the first by multiply from that (included)
Cat(x : Data*)	Concatenate all arguments

// Function
// Function to multiply an UInt by a scala Float value.
def coef(value : UInt,by : Float ) : UInt = (value \* U((255\*by).toInt,8 bits) >>
8)
def clear() : Unit = counter := 0 // Clear the register counter

def sinus(size:Int, res:BitCount) = {
 (0 to size).map (i => U((Math.sin(i)+1) \* Math.pow(2,res.value)/2).toInt) }
 val mySinus = Mem(UInt(16 bits), sinus(1024, 16 bits)) // memory init with a

val mySinus = Mem(UInt(16 bits), sinus(1024, 16 bits)) // memory init wi sinus