Verilog Syntax Guide - EE 214

Important Reminder: Verilog is **not** a *programming language*, like C, Java, or Python. It does not produce a program that is executed by a processor – it is a *hardware description language*, which is used to define a digital circuit (like the ones you are learning about in lecture). For this class, Vivado uses your Verilog code to generate a bitstream, which then is used to implement your circuit on the FPGA.

Top Level Module & Busses

```
1. module top
2. (
3.    // Port list
4.    input [7:0] sw,
5.    output [7:0] led
6. );
7.
8.    // logic
9.
10. endmodule
```

The top-level module is the one in **bold** in the design sources panel. You can set a new Top in the right-click menu for a module in the sources panel. The input and output ports of the top level module *must* match the symbols defined in the .xdc constraints file. In the master XDC for the Blackboard, the ports are defined with square brackets [] so that you can group the signals together into a **bus**. If you only want to use a single port without changing the constraints file, you can declare a 1 bit wide bus.

```
    input [11:0] sw, // [MSB:LSB] - [11:0] is 12 bits wide
    output [3:3] led, // 1 bit wide bus
    ...
    assign led[3] = sw[3]; // Use in statements
```

Data Types

The two most common data types in Verilog are **wire** and **reg**. Wires do not store any data; they can be thought of as a physical wire – they connect elements together. When you declare an input or output signal in a module's port list, the default type is **wire**. So the following port lists are equivalent:

```
1. module example1
2. (
3.
       input A, // Single wire
4.
       input [3:0] B, // Bus (or group) of wires
       output Y
5.
6.);
7. endmodule
8.
9. module example2 // Equivalent to example1
10. (
11.
       input wire A,
      input wire [3:0] B,
12.
13.
       output wire Y
14.);
15. endmodule
```

Since wires do not store a value, they cannot be assigned to in more than one place. They are used to connect elements together, so in the following code, X will *always* have the same value as A. Regs on the other hand store their previous value, so in the following code, X_reg is only initialized to A. Then, when the input w_en is set, its value changes to d_in.

```
1. module example
2. (
3.
       input wire w en,
                             // write enable
       input wire [3:0] d in, // data in
       input wire [3:0] A
5.
6.);
7.
8. wire [3:0] X;
9. assign X = A;
10. // or
11. wire [3:0] X = A; // Can combine lines 7-8 into one statement
13. reg [3:0] X reg = A; // This initializes X reg to A
14.
15.
16. // This line will not work, since X would be driven twice
17. // assign X = 4'b1111; // Literal number, width=4, base=binary
18.
19. always @( w en )
20. begin
                          // "begin" and "end" group statements
       if (w en == 1'b1) // together, like "{" and "}" in C
21.
22.
           X reg = d in; // begin and end can be omitted when the
23. end
                          // code block is a single statement
24.
25. // begin and end can be omitted for always blocks too
26. always @( w en )
27. if (w en == 1'b1)
28.
           X reg <= d in;</pre>
29.
30. endmodule
```

Procedural Blocks (always/initial)

Regs can only be assigned to in a procedural block. In a procedural block, the statements execute in sequence, unlike when using the "assign" statement with a wire. Wires cannot be assigned to in a procedural block.

Procedural blocks can contain control structures such as if, if else, else, and case statements. These work similar to programming languages such as C.

Initial blocks execute once at the start of simulation, and are primarily used in test benches. **Always** blocks execute whenever a signal in their **sensitivity list** changes. When the signal in the sensitivity list is a bus, every bit in the bus is included in the sensitivity list. This module stores a 16-bit number which starts at 0, and counts up at the same frequency as the clock.

```
1. module example
2. (
   input wire clk, count en,
3.
4.
       output wire [15:0] val
5.
   );
6.
7. reg [15:0] count; // 16-bit reg
8.
9. initial // Initializes the count reg
     count <= 0; // Single statement</pre>
10.
11.
12. // Sensitivity lists generally include a clock signal
13. always @( posedge(clk) ) // The posedge() function is used to start
14. begin
                           // the block on each rising edge of clk
15. count \leq count + 1;
16. end
17.
18. assign val = count; // The wire must be assigned outside of the
19.
                       // procedural blocks
20. endmodule
```

The next module accomplishes the same task. It uses a reset signal to initialize count, which is a more common design pattern. It also uses the count reg as the output signal, so the assign statement isn't needed. Note that regs cannot be used as input ports.

```
1. module example
2. (
3.
       input wire clk, rst, count en,
4.
       output reg [15:0] count
5. );
6.
7. always @( posedge(clk), rst )
8. begin
9.
    if (rst == 1'b1)
           count <= 16'd0;
10.
11. 6
12.
       else
        count <= count + 1;
13. end
14. endmodule
```

Blocking & Non-Blocking Assignment

In a procedural block, you can use blocking assignment with "=", and non-blocking assignment with "<=". Blocking assignment works in a similar way to programming languages like C, it executes sequentially and "blocks" other operations from happening until the assignment is finished. Non-blocking on the other hand, schedules the assignment to update the destination at the end of the procedural block. So for non-blocking assignment, the order of statements doesn't matter.

```
1. reg [3:0] A, B;
2.
3.
   initial
4. begin
5. A = 4'd3;
6. B = 4'd6;
6.
7. end
8.
9. // Blocking
10. always @( posedge(clk) )
11. begin
12. A = 4'd2;
13.
       B = A;
14.  // A and B are both 2
15. end
16.
17. // Non-blocking
18. always @( posedge(clk) )
19. begin
20. A \leq 4'd2;
21.
       B <= A;
     // A is 2, B is still 6
22.
23. end
```

Combinational Logic in an Always Block

An always block can model combinational logic using "always @(*)". The *, known as the "wildcard", means that the sensitivity list includes all of the signals used in the block. This has the same effect as combinational logic, so the reg variables act as wires. You should use blocking assignment (=) in a combinational always block.

```
module mux 4 1
2.
3.
        input wire [1:0] sel,
4.
       input wire [7:0] in0,
       input wire [7:0] in1,
5.
6.
       input wire [7:0] in2,
7.
       input wire [7:0] in3,
8.
        output reg [7:0] out
    )
9.
10.
11. always @(*) // Equivalent to @(sel, in0, in1, in2, in3)
12. begin
13.
      case (sel) // The case matching the value of sel
            2'b00: // is executed
14.
15.
           begin
16.
                out = in0; // If sel = 2'b00, then out = in0
17.
            end
            2'b01 : out = in1;
18.
19.
            2'b10 : out = in2;
20.
           2'b11 : out = in3;
21.
            default : out = 8'd0; // Executes if sel does not
22.
        endcase
                                  // match any of the cases
23. end
24.
25. endmodule
```

Number Literals: <width>'<base>x

- 4'b1111: binary 11114'd15: decimal 154'b1111 == 4'd15
- 5'b10010: binary for decimal 18
- 4'd18: decimal 18 (too large to fit in 4 bits!)
- 5'd18 decimal 18 (OK)

Operators

+	Add	!	Negation	>	Greater than
-	Subtract	~	Bit-wise negation	<	Less than
*	Multiply	&	Bit-wise And	>=	Greater or equal
/	Divide	ı	Bit-wise Or	<=	Lesser or equal
%	Modulus	۸	Bit-wise Xor	==	Case equality
<<	Shift left	&&	Logical And	!=	Case inequality
>>	Shift right	П	Logical Or	?	Conditional
[]	Bit select	{}	Concatenation	{{}}	Replication

```
//// Bit select [] /////
1.
2.
3.
    assign led[3] = sw[3];
4.
5.
    wire [7:0] X, Y; // Declares 2 wires, each 8 bits wide
6.
    // These lines are equivalent:
7.
8.
    assign X = Y;
9.
    assign X[7:0] = Y[7:0];
10.
11. // Assigns the upper 4 bits of Y from the lower 4 bits of X
12. assign Y[7:4] = X[3:0];
13.
14.
15. wire A, B, C;
16. wire [2:0] F, Z; // 3 bits wide
17.
18. //// Concatenation {} ////
19.
20. assign F = \{ A, B, C \}; // This is equivalent to lines 24-26
21. assign F[2] = A;
22. assign F[1] = B;
23. assign F[0] = C;
24.
25.
26. //// Replication {{}} ////
27.
28. // These lines are equivalent:
29. assign Z = \{3\{A\}\};
30. assign Z = \{ A, A, A \};
31.
32.
33. //// Shift << >> ////
34.
35. result = [signal] <</>> [n] // Shifts the signal left or right by n
                                 // bits. Fills empty bits with 0.
36.
37. wire [7:0] X = 8'b10011101;
```

```
38. wire [7:0] Y = X \ll 3; // Shifts X 3 bits left
39. wire [7:0] Z = X >> 2; // Shifts X 2 bits right
40. // Y = 11101000
41. // Z = 00100111
42.
43.
44. //// Logical vs. bit-wise operators /////
45.
46. // Logical: &&, ||, !
47. wire en, rst;
48. always @( posedge(clk) )
49. if (en == 1'b1 \&\& rst == 1'b0) // Used for logical expressions
50.
           // Executes if en is 1 and rst is 0
51.
52.
53. // Bit-wise: &, |, ~
54. wire [7:0] X = 8'b11011010;
55. wire [7:0] Y, Z;
56. assign Y = \sim X;
                           // Inverts X
57. assign Z = X \& 8'b1111; // ANDs X with 00001111
58. // Y = 00100101
59. // Z = 00001010
```

Modules

Modules are used to group logic statements together to improve organization, readability, and reusability. A module is generally defined in its own .v file, with the same name as the file name. The first part of a module is its **port list**. After the port list, the module's logic is defined by internal signal declarations, assign statements, always blocks, and the instantiation of other modules. To instantiate a module, you must connect its input and output ports to external signals with a **port connection list**.

```
1. // and_gate.v
2. module and_gate
3. (
4. input A, B,
5. output Y
6. );
7. assign Y = A & B;
8. endmodule
```

```
1.
   // top.v
2.
   module top
3.
4.
        input [3:0] sw,
5.
       input [3:0] btn,
        output [3:0] led
6.
7.
    );
8.
9.
10.
```

```
11. and gate and0 // <module name> | <instance name> (optional)
12. (
13.
        .A (sw[0]), // .<port name> (<external signal>),
14.
        .B ( btn[0] ),
15.
       .Y ( led[0] )
16.);
17.
18. // Whitespace doesn't matter in Verilog
19. and gate and (.A(sw[1]), .B(btn[1]), .Y(led[1]));
20. and_gate and2 ( .A(sw[2]), .B(btn[2]), .Y(led[2]) );
21. and gate and 3 ( .A(sw[3]), .B(btn[3]), .Y(led[3]));
22.
23. endmodule
```

Test Benches

Test benches are used to specify inputs to a CUT (circuit under test) for a simulation. For more information on simulation, refer the tutorial for Project 3 Requirement 2. The CUT is the module you are trying to test. The test bench is a module without any inputs or outputs, that contains an instance of the CUT. A test bench contains 4 basic components:

- Input signals (reg type)
- Output signals (wire type)
- CUT instantiation (connects the inputs & outputs to the CUT)
- Input stimulus (defines which inputs should be triggered and when in order to properly verify the CUT's functionality)

```
1. // and_gate_3_input.v
2.
3. module and_gate_3_input
4. (
5.    input wire A, B, C,
6.    output wire Y
7. );
8.
9. assign Y = A & B & C;
10.
11. endmodule
```

To test the and gate 3 input module, you could use the following test bench:


```
1. // and_gate_3_input_tb.v
2.
3. `timescale 1ns / 1ps // Required for simulation
4.
5. module and_gate_3_input_tb(); // Empty port list
6.
7. // Inputs (initialized to 0)
8. reg A = 0;
```

```
9. reg B = 0;
10. reg C = 0;
11. // Output
12. wire Y;
13.
14. // CUT instantiation
15. and gate 3 input cut
16. (
17.
        .A (A),
18.
        .B (B),
19.
        .C ( C ),
20.
        .Y ( Y )
21.);
22.
23. // Input stimulus
24. initial
25. begin
26.
        #20 // Delay for 20 ns (units defined by `timescale)
27.
            A = 1;
28.
        \#20 A = 0; // Waits 20 ns, then sets A back to 0
29.
30.
        #20
31.
        A = 0; B = 1; C = 0;
32.
        #20
33.
        A = 0; B = 0; C = 1;
34.
35.
        #20
        A = 1; B = 1; C = 0;
36.
37.
        #20
38.
       A = 1; B = 0; C = 1;
39.
        #20
40.
       A = 0; B = 1; C = 1;
41.
       #20
42.
       A = 1; B = 1; C = 1;
43.
        #50 $finish // Stops the simulation
44.
45. end
46.
47. endmodule
```

When the test bench is run by a simulator, you can see the value of each signal over time. Since the output Y is the result of ANDing A, B, and C, you should be able to verify that Y is not asserted until A, B, and C are all set to 1. This happens after line 38. The total delay in the initial block up to that point is 160 ns, so the simulation should show that at 160 ns, Y transitions from 0 to 1.

```
// Example from Project 3 Requirement 2 tutorial
1.
2.
3.
    `timescale 1ns/ 1ps
4.
5.
   module majority of five tb;
6.
7.
   // Inputs
8. reg [4:0] sw; // Width of inputs and outputs must match the
                  // width of ports on the CUT
10. // Outputs
11. wire led;
12.
13. // Instantiate the Circuit Under Test (CUT)
14. majority of five cut (.sw(sw),.led(led));
15.
16. // Declare loop index variable
17. integer k;
18.
19. // Apply input stimulus
20. initial
21. begin
22.
       sw = 0; // The input is initalized in the initial block,
23.
                // instead of the reg declaration
24.
        for (k=0; k<32; k=k+1)
25.
            #20 sw = k;
26.
27.
        #20 $finish;
28. end
29. endmodule
```

In the majority_of_five testbench example, the module called "majority_of_five" is being tested. To do this, the "majority_of_five_tb" module instantiates majority_of_five at line 13. The loop variable *k* is used to apply every possible combination of inputs. The CUT has a single input bus (sw) with a width of 5, so k starts at 5'b00000 (dec. 0) and goes up to 5'b11111 (dec. 31). There is a delay of 20 ns after each increment of k. When run in the simulator, you can observe the following waveform. Each combination of the inputs lasts for 20 ns, and you can see that the output (led) is asserted when at least 3 out of the 5 bits on the input are asserted.



State Machines

State machines are used in many different applications. You can find more information on them on Real Digital. The main parts of a state machine are the state registers, next state logic, and output logic. The following is an example of a Verilog implementation for a simple finite state machine:

```
1.
   module FSM
2.
3.
        input clk, rst,
4.
        input A, B,
5.
        output Y
6.
   );
7.
8. // State codes
9. localparam S0 = 2'b00; // localparam defines a constant
10. localparam S1 = 2'b01; // This allows you to name states for your
11. localparam S2 = 2'b10;
                           particular use
12. localparam S3 = 2'b11;
13.
14. // State registers
15. reg [1:0] PS, NS;
16.
17. always @( posedge(clk) )
18. begin
19. if (rst)
20.
       PS <= S0;
21. else
22. P
           PS <= NS;
23. end
24.
25. // Next state logic
26. always @(*)
27. begin
28. case (PS)
29.
           S0:
30.
           begin
31.
               NS = S1;
32.
            end
33.
           S1:
34.
           begin
35.
              if (A & ~B)
36.
                   NS = S2;
37.
                else
38.
                   NS = S1;
39.
           end
40.
           S2:
41.
            begin
42.
               if (~A & B)
43.
                   NS = S3;
44.
                else
45.
                   NS = S2;
46.
            end
47.
48.
```

```
49. S3:
50. begin
             if (~A & ~B)
51.
52.
               NS = S0;
53.
             else
              NS = S3;
54.
55.
          end
56.
          default:
57.
           NS = S0;
58. endcase 59. end
60.
61. // Output logic
62. assign Y = (PS == S1) | | (PS == S3); // The output Y is asserted in
63.
                                      states 1 and 3
64. endmodule
```