Exploiting Microarchitectural Flaws


in the Heart of the Memory Subsystem

Daniel Moghimi, Worcester Polytechnic University



Feb 20, 2020 Columbia University











"Intel Is Patching the Patch for the Patch for Its 'Zombieload' Flaw'















































CPU Memory Subsystem - Store Forwarding



CPU Memory Subsystem - Store Forwarding














- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni





- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni













- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni
















- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni



- Pepperoni
 Chicken
 - 3. Pepperoni



- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni










Speculative Cut





Speculative Cut



- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni
- 4. ???







- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni
- 4. Chicken



Speculative Cut



Precook and mix





Speculative Cut









- 1. Pepperoni
- 2. Chicken
- 3. Pepperoni
- 4. Chicken




Speculative Cut




Precook and mix







Speculative Cut



Precook and mix







MemJam

MemJam Attack

• Memory loads/stores are executed out of order and speculatively.


MemJam Attack

- Memory loads/stores are executed out of order and speculatively.
- Address translation can be expensive.


MemJam Attack

- Memory loads/stores are executed out of order and speculatively.
- Address translation can be expensive.
- 4K Aliasing: Addresses that are 4K apart are assumed dependent.

CPU Memory Subsystem - Store Forwarding





CPU Memory Subsystem - Store Forwarding





MemJam Attack

- Memory loads/stores are executed out of order and speculatively.
- Address translation can be expensive.
- 4K Aliasing: Addresses that are 4K apart are assumed dependent.
- The dependency is verified after the execution!
- Re-execute the load block due to false dependency.






















- Conflicted intra-cache line Leakage (4-byte granularity)
- Higher time → Memory accesses with the same bit 3 12
- 4 bits of intra-cache level leakage

MemJam - Attacking So-Called Constant Time AES


- Scatter-gather implementation of AES
 - Intel SGX Software Development Kit (SDK) and IPP Cryptography Library
 - 256 S-Box 4 Cache Line
 - Cache independent access pattern



MemJam - Attacking So-Called Constant Time AES





MemJam - AES Key Recovery




Observations


Are there other Address Aliasing?







Virtual Pages ...















0 x 4 0 0 F E 2	0 C 0
0 x 4 0 0 F E 3	0 C O
•••	•••



0 x 4 F 1 2 3 4 | 0 C 0










0 x 4 0 0 F E 3	0 C 0
0 x 4 0 0 F E 4	0 C O
•••	
	•••





0 x 4 F 1 2 3 4 | 0 C 0



























Algorithm	R	t_{total}	t_{AAS}	t_{ESS}	Success
Classic [42]	3	46s	-	100%	80%
Improved [14]	3	35s	-	100%	80%
AA (ours)	10	10s	54%	46%	67%
AA (ours)	20	12s	75%	25%	100%

Spoiler - JavaScript Eviction Sets



(a) 19 bits used by memory controller, no unknown bits



(b) 21 bits used by memory controller, 1 unknown bit





(c) 22 bits used by memory controller, 2 unknown bits

System Model	DRAM Configuration	# of Bits
Dell XPS-L702x	1 x (4GB 2Rx8)	21
(Sandy Bridge)	2 x (4GB 2Rx8)	22
Dell Inspiron-580	1 x (2GB 2Rx8) (b)	21
(Nehalem)	2 x (2GB 2Rx8) (c)	22
	4 x (2GB 2Rx8) (d)	23
Dell Optiplex-7010	1 x (2GB 1Rx8) (a)	19
(Ivy Bridge)	2 x (2GB 1Rx8)	20
	1 x (4GB 2Rx8) (e)	21
	2 x (4GB 2Rx8)	22

Spoiler -Rowhammer

- Row Buffer Conflict
- Single-sided Rowhammer







Spoiler -Rowhammer

- Detecting Contiguous Memory
- Double-sided/Rowhammer


```
char secret = *(char *) 0xfffffff81a0123;
printf("%c\n", secret);
```






```
char secret = *(char *) 0xfffffff81a0123;
```










```
char secret = *(char *) 0xfffffff81a0123;
```



























```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```






```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```









```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```









```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```









```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```









```
char secret = *(char *) 0xffffffff81a0123;
char x = oracle[secret * 4096];
```









Microarchitecture Data Sampling (MDS)


- Meltdown is fixed but you can still leak on the fix hardware.
- Which part of the CPU leak the data?!

Why does it leak?




CPU Memory Subsystem - Challenges?






VFN Offset




VFN Offset

Р	RW	US	•••	A	•••	Physical Page Number	•••
---	----	----	-----	---	-----	----------------------	-----




VFN	Offset
-----	--------

Р	RW US		A	•••	Physical Page Number	•••
---	-------	--	---	-----	----------------------	-----




VFN Offset

Р	RW	US	•••	Α	•••	Physical Page Number	•••
---	----	----	-----	---	-----	----------------------	-----




VFN Offset

Р	RW US	•••	A	•••	Physical Page Number	•••
---	-------	-----	---	-----	----------------------	-----




VFN	Offset
-----	--------

Р	RW	US	•••	A		Physical Page Number	
---	----	----	-----	---	--	----------------------	--




VFN	Offset
-----	--------

Р	RW US	•••	A	•••	Physical Page Number	•••	
---	-------	-----	---	-----	----------------------	-----	--




VFN	Offset
-----	--------

Р	RW	US	•••	A	•••	Physical Page Number	•••
---	----	----	-----	---	-----	----------------------	-----



VFN	Offset
-----	--------

Р	RW	US		A		Physical Page Number	•••
---	----	----	--	---	--	----------------------	-----




VFN	Offset
-----	--------


Р	RW	US		A		Physical Page Number	•••
---	----	----	--	---	--	----------------------	-----


Fault VS. Assist Dilemma


 Microcode Assists: The CPU executes an internal event handler to service complex instructions/operations

• Fault (#GP, #PF, #RTM): An assist that run a software-based callback











MDS Attacks (ZombieLoad, RIDL, Fallout, ...)

- The CPU must flush the pipeline before executing an assist.
- Upon an Exception/Fault/Assist on a Load, Intel CPUs:
 - Execute the load until the last stage.
 - Flush the pipeline at the retirement stage (Cheap Recovery Logic).
 - Continue the load with some data to reach the retirement stage.
- Which data?

CPU Memory Subsystem - Leaky Buffers




CPU Memory Subsystem - Leaky Buffers




MDS Attacks (ZombieLoad, RIDL, Fallout, ...)

- The CPU must flush the pipeline before executing an assist.
- Upon an Exception/Fault/Assist on a Load, Intel CPUs:
 - Execute the load until the last stage.
 - Flush the pipeline at the retirement stage (Cheap Recovery Logic).
 - Continue the load with some data to reach the retirement stage.
- Which data? (Fill buffer, Store Buffer, Load Buffer)
- Which one will be leaked first?


```
mov 0x401234, %rsi
mov (%rsi), %rax
```







L3 DRAM


```
mov 0x401234, %rsi
mov (%rsi), %rax
```









```
mov 0x401234, %rsi
mov (%rsi), %rax
```






L3 DRAM


```
mov 0x401234, %rsi
mov (%rsi), %rax
```








L3 DRAM

```
mov 0x401234, %rsi
mov (%rsi), %rax
```











L3 DRAM


RW US A Physical Page Number	Physical Page Number	•••	A	•••	US	RW	Р
------------------------------	----------------------	-----	---	-----	----	----	---




```
char secret = *(char *) 0xfffffff81a0123;
printf("%c\n", secret);
```









ZombieLoad Attack




ZombieLoad Attack



ZombieLoad Attack




Meltdown-style Attacks




Data Sampling - Domino Attack

- We may leak bytes of data from other unimportant fill buffer entries
- Leak domino bytes to perform error correction




Data Sampling - Domino Attack

- We may leak bytes of data from other unimportant fill buffer entries
- Leak domino bytes to perform error correction



Data Sampling - Domino Attack

- We may leak bytes of data from other unimportant fill buffer entries
- Leak domino bytes to perform error correction



- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS

```
mov add xor mov 0x4142434445464748, %rax call nop jmp
```

- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS

```
sgx-step
add
xor
mov 0x4142434445464748, %rax
call
nop
jmp
```

- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS

```
mov
add
xor
mov 0x4142434445464748, %rax
call
nop
jmp
```


- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS

```
mov
add
xor
mov 0x4142434445464748, %rax
call
nop
jmp
```


- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS

```
mov add xor mov 0x4142434445464748, %rax call nop jmp
```

- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS



- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS



- Intel SGX allow developers to have hardware support for TEE
- Malicious OS is part of the threat model
- We can read register values of a trusted enclave with help of a malicious OS
- Repeated Context Switch in the transient domain w/ the same register values

Transynther and Medusa

- A Tool based on Fuzzing-techniques to Generate Data Leakage Code
- Microarchitectural Grooming to Find new MDS Variants/Subvariants
- Medusa, A New Variant that only Leaks Write Combining Stores

Medusa

- Write Combining fills up the entire Data Bus.
- We leak only the Upper-half of the Data Bus to recover pre-filtered data.
- Implicit WC, i.e., 'rep mov', 'rep stos', can be leaked.

Mitigation

- Spoiler and MemJam
 - Hardware: No plan to fix, No hardware mitigation!
 - Software: Constant-time implementation (Secret Obliviousness)

- MDS
 - Hardware:
 - Everything is vulnerable before IceLake CPU
 - Disable Hyperthreading to reduce the impact
 - Software: Special Microcode Sequence

Questions?!



Daniel Moghimi
@danielmgmi

Publications

- MemJam: A False Dependency Attack against Constant-Time Crypto Implementations (IACR CT-RSA 2018, IJPP 2019)
- SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks (Usenix Security 2019).
- ZombieLoad: Cross-Privilege-Boundary Data Sampling. (ACM CCS 2019)
- Fallout: Leaking Data on Meltdown-resistant CPU. (ACM CCS 2019)
- Medusa (will appear at Usenix Security 2020)

