Skip to content
Xilinx PCIe to MIG DDR4 example designs and custom part data files
Tcl TeX
Branch: Vivado_2019.1
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
Boards Update example.tcl May 30, 2019
Images
Memory Create new repo and copy Memory related files from VCU1525_Scripts repo Feb 19, 2019
Patches/xilinx_mig
LICENSE Create new repo and copy Memory related files from VCU1525_Scripts repo Feb 19, 2019
README.md Update README.md Jun 4, 2019

README.md

Xilinx Vivado Custom Part Data Files (in CVS format)

Collection of memory configuration files for Xilinx Vivado along with example design for a few boards.

DDR4 Memory

  • UDIMM Crutial Ballistix Sport BLS4G4D240FSB (CT40A512M8RH-075E component) - 4GB
  • UDIMM Crutial Ballistix Sport BLS8G4D240FSB (CT40A512M8RH-075E component) - 8GB
  • UDIMM Crutial Ballistix Sport BLS16G4D26BFSB (CT40A1G8WE-75H:D component) - 16GB
  • SODIMM Crutial Ballistix Sport BLS4G4S26BFSD (CT40A512M8WE-75H component) - 4GB
  • SODIMM Micron MTA8ATF1G64HZ (MT40A1G8WE-075E component) - 8GB

Example design for Ballistix 4GB UDIMM's

  • Bittware CVP13
  • Xilinx BCU1525
  • Xilinx VCU1525
  • Xilinx ZCU104

BCU1525 quad-channel example usage

Clone repo, go to board directory and source TCL script from Vivado. For example:
cd ~
git clone https://github.com/D953i/Custom_Part_Data_Files.git

In Vivado TCL console:
cd ~/Custom_Part_Data_Files/Boards/Xilinx_BCU1525/
source ./example.tcl

BCU1525 quad-channel ddr4 example block diagram

Vivado_Block_Diagram

BCU1525 quad-channel dd4 example memory map

Vivado_Memory_Map

BCU1525 quad-channel ddr4 example calibration

Vivado_Calibration

Useful links

You can’t perform that action at this time.