AMBA® 4 AXI4®, AXI4-Lite®, and AXI4-Stream® Protocol Assertions

Revision: r0p1

User Guide



AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide

Copyright © 2010, 2012 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

Change history

Date	Issue	Confidentiality	Change
30 June 2010	A	Non-Confidential	First issue for r0p0
23 July 2012	В	Non-Confidential	First issue for r0p1

Proprietary Notice

Words and logos marked with * or ™ are registered trademarks or trademarks of ARM in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means "ARM or any of its subsidiaries as appropriate".

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

Contents

AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide

	Pretace	9	
		About this book	v
		Feedback	
Chapter 1	Introdu	ıction	
-	1.1	About the protocol assertions	1-2
		Tools	
Chapter 2	Implem	nentation and Integration	
•	•	Implementation and integration flow	2-2
		Implementing the protocol assertions in your design directory	
		Instantiating the protocol assertions module	
		Configuring your simulator	
Chapter 3	Parame	eter Descriptions	
•		Interface	3-2
		Performance checking	
		Disabling recommended rules	
		End of simulation rules	
		X-check rules	
		Disabling protocol assertions	
Chapter 4	Protoc	ol Assertions Descriptions	
- 1		AXI4™ and AXI4-Lite™ protocol assertion descriptions	4-2
		AXI4-Stream™ protocol assertion descriptions	
		, and a control according to the manner of the control according to the	

Appendix A	Example Usage A.1 RDATA stable failure
Appendix B	Revisions A-2

Preface

This preface introduces the $AMBA^{\circledast}$ 4 $AXI4^{TM}$, $AXI4\text{-}Lite^{TM}$, and $AXI4\text{-}Stream^{TM}$ Protocol Assertions User Guide. It contains the following sections:

- About this book on page vi
- Feedback on page ix.

About this book

This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.

Product revision status

The rnpn identifier indicates the revision status of the product described in this book, where:

rn Identifies the major revision of the product.

pn Identifies the minor revision or modification status of the product.

Intended audience

This book is written for system designers, system integrators, and verification engineers who want to confirm that a design complies with the relevant AMBA 4 protocol. This can be AXI4, AXI4-Lite, or AXI4-Stream.

Using this book

This book is organized into the following chapters:

Chapter 1 Introduction

Read this for a high-level description of the protocol assertions.

Chapter 2 Implementation and Integration

Read this for a description of where to locate the protocol assertions in your design, the integration flow, information about specific signal connections with an example file listing, and setting up your simulator.

Chapter 3 Parameter Descriptions

Read this for a description of the protocol assertions parameters.

Chapter 4 Protocol Assertions Descriptions

Read this for a description of the protocol assertions module.

Appendix A Example Usage

Read this for an example of a design that does not comply with the protocol.

Appendix B Revisions

Read this for a description of the technical changes between released issues of this book.

Glossary

The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM meaning differs from the generally accepted meaning.

See ARM Glossary, http://infocenter.arm.com/help/topic/com.arm.doc.aeg0014-/index.html.

Conventions

This book uses the conventions that are described in:

- Typographical conventions on page vii
- Timing diagrams on page vii
- Signals on page viii.

Typographical conventions


The following table describes the typographical conventions:

Style	Purpose
italic	Introduces special terminology, denotes cross-references, and citations.
bold	Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
<u>mono</u> space	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
monospace italic	Denotes arguments to monospace text where the argument is to be replaced by a specific value.
monospace bold	Denotes language keywords when used outside example code.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: MRC p15, 0 <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the <i>ARM glossary</i> . For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The figure named *Key to timing diagram conventions* explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Key to timing diagram conventions

Timing diagrams sometimes show single-bit signals as HIGH and LOW at the same time and they look similar to the bus change shown in *Key to timing diagram conventions*. If a timing diagram shows a single-bit signal in this way then its value does not affect the accompanying description.

Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals
- LOW for active-LOW signals.

Lower-case n

At the start or end of a signal name denotes an active-LOW signal.

Additional reading

This section lists publications by ARM and by third parties.

See Infocenter, http://infocenter.arm.com, for access to ARM documentation.

ARM publications

This book contains information that is specific to this product. See the following documents for other relevant information:

- *AMBA*® *AXI*™ *and ACE*™ *Protocol Specification AXI3*™, *AXI4*™, *and AXI4-Lite*™*ACE and ACE-Lite*™ (ARM IHI 0022)
- *AMBA 4 AXI4-Stream™ Protocol v1.0 Specification* (ARM IHI 0051).

Other publications

This section lists relevant documents published by third parties:

- SystemVerilog technical papers, tutorials, and downloads, http://www.systemverilog.org/
- Accellera SystemVerilog 3.1a Language Reference Manual, http://www.eda.org/sl
- 1800-2005 IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language, http://www.systemverilog.org.

Feedback

ARM welcomes feedback on this product and its documentation.

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title
- The number, ARM DUI 0534B.
- The page numbers to which your comments apply.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

Note

ARM tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Chapter 1 **Introduction**

This chapter introduces the protocol assertions. It contains the following sections:

- About the protocol assertions on page 1-2
- *Tools* on page 1-3.

1.1 About the protocol assertions

You can use the protocol assertions with any interface that is designed to implement the AMBA® 4 AXI4™, AXI4-Lite™, or AXI4-Stream™ Protocol. The behavior of the interface you test is checked against the protocol by a series of assertions.

This guide describes the contents of the SystemVerilog files, and how to integrate them into a design. It also describes the correct use of these assertions with simulators to flag errors, warnings, or both, during design simulation.

1.2 Tools

The protocol assertions are written in SystemVerilog. SystemVerilog is a Hardware Description
and Verification Language (HDVL) standard that extends the established Verilog language. It
was developed to improve productivity in the design of large gate count, IP-based, bus-intensive
chips. SystemVerilog is targeted at the chip implementation and verification flow, with links to
the system level design flow.

Note	
The version of System	Verilog supported is IEEE 1800-2005.

Chapter 2 **Implementation and Integration**

This chapter describes the location of the protocol assertions and the integration flow. It contains the following sections:

- *Implementation and integration flow* on page 2-2
- *Implementing the protocol assertions in your design directory* on page 2-3
- *Instantiating the protocol assertions module* on page 2-4
- *Configuring your simulator* on page 2-7.

2.1 Implementation and integration flow

Figure 2-1 shows the design flow for implementing and integrating the protocol assertions SystemVerilog file with a design.




Figure 2-1 Integration flow

2.2 Implementing the protocol assertions in your design directory

You can implement the protocol assertions for:

- AXI4™.
- AXI4-Lite[™].
- AXI4-Stream[™].

This section describes:

- AXI4 protocol assertions files
- Location of AXI4 protocol assertions files.

2.2.1 AXI4 protocol assertions files

Figure 2-2 shows the contents of the directory that contains the protocol assertions. It shows the files that are required for each of the different protocols, AXI4, AXI4-Lite, and AXI4-Stream.




Figure 2-2 Protocol assertions directory structure for AXI4, AXI4-Lite, and AXI4-Stream

2.2.2 Location of AXI4 protocol assertions files

Figure 2-3 shows the location of the protocol assertions SystemVerilog files in your design RTL.




Figure 2-3 Location of the AMBA 4 AXI4 protocol assertions SystemVerilog files

2.3 Instantiating the protocol assertions module

The protocol assertions module contains a port list. Connect the AXI4, AXI4-Lite, or AXI4-Stream module ports to the corresponding signals in your design.

Example Verilog file listing for AXI4 protocol assertions instantiation shows the module instantiated in a top-level Verilog file.

See *ARM publications* on page viii for the specifications that describe the AXI4, AXI4-Lite, and AXI4-Stream signals.

Tie the low-power interface signals of the AXI interface HIGH if you are not using them. They are named:

CSYSREQ For the low-power request signal.

CSYSACK For the low-power request acknowledgement signal.

CACTIVE For the clock active signal.

The AXI4 SystemVerilog files contain checks for user-configurable sideband signals. Tie these signals LOW if you are not using them.

2.3.1 Example Verilog file listing for AXI4 protocol assertions instantiation

Example 2-1 shows part of a design HDL file instantiating the protocol assertions module for AXI4. You can, if necessary, override any of the protocol assertions parameters by using defparam at this level.

Example 2-1 Example Verilog file listing for AXI

```
Axi4PC u_axi4_sva
      (
      .ACLK (ACLK),
      .ARESETn (ARESETn),
      .AWID (AWID),
      .AWADDR (AWADDR),
      .AWLEN (AWLEN),
      .AWSIZE (AWSIZE),
      .AWBURST (AWBURST),
      .AWLOCK (AWLOCK),
      .AWCACHE (AWCACHE),
      .AWPROT (AWPROT),
      .AWQOS (AWQOS),
      .AWREGION (AWREGION),
      .AWUSER (\{32\{1'b0\}\}\),
      .AWVALID (AWVALID),
      .AWREADY (AWREADY),
      .WLAST (WLAST),
      .WDATA (WDATA),
      .WSTRB (WSTRB),
      .WUSER ({32{1'b0}}),
      .WVALID (WVALID),
      .WREADY (WREADY),
      .BID (BID),
      .BRESP (BRESP),
      .BUSER ({32{1'b0}}),
      .BVALID (BVALID),
      .BREADY (BREADY),
      .ARID (ARID),
      .ARADDR (ARADDR),
```

```
.ARLEN (ARLEN),
.ARSIZE (ARSIZE),
.ARBURST (ARBURST),
.ARLOCK (ARLOCK),
.ARCACHE (ARCACHE),
.ARPROT (ARPROT),
.ARQOS (ARQOS),
.ARREGION (ARREGION),
.ARUSER ({32{1'b0}}),
.ARVALID (ARVALID),
.ARREADY (ARREADY),
.RID (RID),
.RLAST (RLAST),
.RDATA (RDATA),
.RRESP (RRESP),
.RUSER ({32{1'b0}}),
.RVALID (RVALID),
.RREADY (RREADY),
.CACTIVE (CACTIVE),
.CSYSREQ (CSYSREQ),
.CSYSACK (CSYSACK)
);
```

2.3.2 Example Verilog file listing for AXI4-Lite protocol assertions instantiation

Example 2-2 shows part of a design HDL file instantiating the protocol assertions module for AXI4-Lite. You can, if necessary, override any of the protocol assertions parameters by using defparam at this level.

Example 2-2 Verilog file listing for AXI4-Lite

```
Axi4LitePC u_axi4lite_sva
          .ACLK (ACLK),
          .ARESETn (ARESETn),
          .AWADDR (AWADDR),
          .AWPROT (AWPROT),
          .AWVALID (AWVALID),
          .AWREADY (AWREADY),
          .WDATA (WDATA),
          .WSTRB (WSTRB),
          .WVALID (WVALID),
          .WREADY (WREADY),
          .BRESP (BRESP),
          .BVALID (BVALID),
          .BREADY (BREADY),
          .ARADDR (ARADDR),
          .ARPROT (ARPROT),
          .ARVALID (ARVALID),
          .ARREADY (ARREADY),
          .RDATA (RDATA),
          .RRESP (RRESP),
          .RVALID (RVALID),
          .RREADY (RREADY)
          );
```

2.3.3 Example Verilog file listing for AXI4-Stream protocol assertions instantiation

Example 2-3 shows part of a design HDL file instantiating the protocol assertions module for AXI4-Stream. You can, if necessary, override any of the protocol assertions parameters by using defparam at this level.

Example 2-3 Example Verilog file listing for AXI4-Stream

```
Axi4StreamPC u_axi4stream_sva
   (
    .ACLK (ACLK),
    .ARESETN (ARESETN),
    .TDATA (TDATA),
    .TSTRB (TSTRB),
    .TKEEP (TKEEP),
    .TLAST (TLAST),
    .TID (TID),
    .TDEST (TDEST),
    .TUSER ({32{1'b0}}),
    .TVALID (TVALID),
    .TREADY (TREADY)
   );
```

2.4 Configuring your simulator

Most simulators support the use of assertions in RTL, and enable you to configure the simulator appropriately using command variables that define the available assertion options. These can include:


- Suppress or enable assertion warnings.
- Select assertion report messages to display.
- Set a minimum severity level for which assertion report messages are output.
- Set a minimum severity level for which an assertion causes the simulator to stop.

The protocol assertions are written using SystemVerilog IEEE 1800-2005, and are tested with a number of simulators. Contact your simulator supplier and see your documentation for more information on using SystemVerilog Assertions.

Chapter 3 **Parameter Descriptions**

This chapter provides descriptions of the protocol assertions parameters. It contains the following sections:

- *Interface* on page 3-2
- *Performance checking* on page 3-3
- Disabling recommended rules on page 3-4
- End of simulation rules on page 3-5
- *X-check rules* on page 3-6
- *Disabling protocol assertions* on page 3-7.



3.1 Interface

This section describes:

- AXI4 and AXI4-Lite interfaces
- AXI4-Stream interface.

3.1.1 AXI4 and AXI4-Lite interfaces

Table 3-1 shows the user-defined parameters for setting the interface characteristics for AXI4™ and AXI4-Lite™. Change them to match your design specification.

Table 3-1 Interface parameters for AXI4 and AXI4-Lite

Name	Description	AXI4 default	AXI4-Lite default
DATA_WIDTH	Width of the system data buses.	64	64
RID_WIDTH	Number of read channel ID bits required.	4	-
WID_WIDTH	Number of write channel ID bits required.	4	-
MAXRBURSTS	Size of FIFOs for storing outstanding read bursts. This must be greater than or equal to the maximum number of outstanding read bursts that can be active at the slave interface.	16	16
MAXWBURSTS	Size of FIFOs for storing outstanding write bursts. This must be greater than or equal to the maximum number of outstanding write bursts that can be active at the slave interface.	16	16
ADDR_WIDTH	Width of the address bus.	32	32
EXMON_WIDTH	Width of the exclusive access monitor required.	4	-
AWUSER_WIDTH	Width of the user AW sideband field.	32	-
WUSER_WIDTH	Width of the user W sideband field.	32	-
BUSER_WIDTH	Width of the user B sideband field.	32	-
ARUSER_WIDTH	Width of the user AR sideband field.	32	-
RUSER_WIDTH	Width of the user R sideband field.	32	-

3.1.2 AXI4-Stream interface

Table 3-2 shows the user-defined parameters for setting the interface characteristics for AXI4-Stream™. Change them to match your design specification.

Table 3-2 Interface parameters for AXI4-Stream

Name	Description	Default
DATA_WIDTH_BYTES	Width of the data bus in bytes	4
DEST_WIDTH	Width of TDEST in bits	4
ID_WIDTH	Number of channel ID bits required for TID	4
USER_WIDTH	Width of the TUSER bus in bits	32

3.2 Performance checking

Table 3-3 shows the user-defined parameter for performance checking.

Table 3-3 Performance checking parameter

Name	Description	Default
MAXWAITS	Maximum number of cycles between VALID to READY HIGH before a warning is generated	16

3.3 Disabling recommended rules

This section describes:

- Disabling recommended rules for AXI4 and AXI4-Lite
- Disabling recommended rules for AXI4-Stream.

3.3.1 Disabling recommended rules for AXI4 and AXI4-Lite

Table 3-4 shows the user-defined parameters for configuring recommended rules from the protocol assertions.

Table 3-4 Display parameters

Name	Description	Default
RecommendOn	Enable or disable reporting of protocol recommendations	1'b1, that is, enabled
RecMaxWaitOn	Enable or disable the recommended MAX_WAIT rules	1'b1, that is, enabled

—— Note ———

RecMaxWaitOn is a subset of RecommendOn, and if RecommendOn is 1'b0, that is, disabled, then the MAX_WAIT rules are disabled regardless of the settings of RecMaxWaitOn.

If RecommendOn is disabled, the following warning is issued:

AXI4_WARN: All recommended AXI rules have been disabled by the RecommendOn parameter

If RecommendOn is enabled, the default, but RecMaxWaitOn is disabled, the following warning is issued:

 $\mbox{AXI4_WARN: All recommended MAX_WAIT rules}$ have been disabled by the RecMaxWaitOn parameter

3.3.2 Disabling recommended rules for AXI4-Stream

Table 3-5 shows the user-defined parameter for configuring recommended rules from the protocol assertions.

Table 3-5 Display parameters

Name	Description	Default
RecommendOn	Enable or disable reporting of protocol recommendations	1'b1, that is, enabled
RecMaxWaitOn	Enable or disable the recommend MAX_WAIT rules	1'b1, that is, enabled

If RecommendOn is disabled, the following AXI4-Stream warning is issued:

 ${\it AXI4STREAM_WARN: All recommended AXI rules have been disabled by the RecommendOn parameter}\\$

If RecommendOn is enabled, the default, but RecMaxWaitOn is disabled, the following warning is issued:

AXI4STREAM_WARN: All recommended MAX_WAIT rules have been disabled by the RecMaxWaitOn parameter

3.4 End of simulation rules

This section describes the end of simulation rules for:

- AXI4 and AXI4-Lite
- AXI4-Stream.

3.4.1 AXI4 and AXI4-Lite

Some of the rules in the assertions report whether there are outstanding transactions at the end of simulation. These checks are always run unless AXI4PC_EOS_OFF is defined. If you want to disable these *end of simulation* assertions, you must use the following when compiling:

+define+AXI4PC_EOS_OFF

3.4.2 AXI4-Stream

Some of the rules in the assertions report whether there are active streams at the end of the simulation. To use these assertions you must ensure that:

- The testbench that you are using has a signal called **EOS_signal**. You must drive **EOS_signal** HIGH at the end of the simulation for at least one clock cycle.
- You use +define+AXI4STREAM_END_OF_SIMULATION=tb.EOS_signal when compiling.

3.5 X-check rules

If you want to disable the X-propagation assertions on AXI4 or AXI4-Lite interfaces, you must use the following rule when compiling:

+define+AXI4_XCHECK_OFF

If you want to disable the X-propagation assertions on AXI4-Stream interfaces, you must use the following rule when compiling:

+define+AXI4STREAM_XCHECK_OFF

3.6 Disabling protocol assertions

In circumstances where the protocol assertion module has been automatically inserted in a testbench, and you want to disable it without editing the testbench, you can compile with the following options:

+define+AXI4PC_OFF

To disable the AXI4PC protocol assertions module.

+define+AXI4LITEPC_OFF

To disable the AXI4LITEPC protocol assertions module.

+define+AXI4STREAMPC_OFF

To disable the AXI4STREAMPC protocol assertions module.

Chapter 4 **Protocol Assertions Descriptions**

This chapter describes the protocol assertions and indicates the area of the $AMBA^{\circledast}$ AXI^{\bowtie} and ACE^{\bowtie} Protocol Specification - $AXI3^{\bowtie}$, $AXI4^{\bowtie}$, and AXI4- $Lite^{\bowtie}ACE$ and ACE- $Lite^{\bowtie}$ to which they apply. It contains the following sections:

- AXI4TM and AXI4-LiteTM protocol assertion descriptions on page 4-2
- AXI4-StreamTM protocol assertion descriptions on page 4-11.

4.1 AXI4™ and AXI4-Lite™ protocol assertion descriptions

This section contains the following subsections:

- Write address channel checks
- Write data channel checks on page 4-4
- Write response channel checks on page 4-5
- Read address channel checks on page 4-6
- Read data channel checks on page 4-8
- Low-power interface rules on page 4-9
- Exclusive access checks on page 4-9
- *Internal logic checks* on page 4-10.

4.1.1 Write address channel checks

Table 4-1 shows the write address channel checking rules.

Table 4-1 Write address channel checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_AWID_STABLE	AWID must remain stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWID_X	A value of X on AWID is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWADDR_BOUNDARY	A write burst cannot cross a 4KB boundary	Section A3.4.1	-
AXI4_ERRM_AWADDR_WRAP_ALIGN	A write transaction with burst type WRAP has an aligned address	Section A3.4.1	-
AXI4_ERRM_AWADDR_STABLE	AWADDR remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	Valid
AXI4_ERRM_AWADDR_X	A value of X on AWADDR is not permitted when AWVALID is HIGH	Section A3.2.2	Valid
AXI4_ERRM_AWLEN_WRAP	A write transaction with burst type WRAP has a length of 2, 4, 8, or 16	Section A3.4.1	-
AXI4_ERRM_AWLEN_STABLE	AWLEN remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWLEN_X	A value of X on AWLEN is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWSIZE_STABLE	AWSIZE remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWSIZE	The size of a write transfer does not exceed the width of the data interface	Section A3.4.1	-
AXI4_ERRM_AWSIZE_X	A value of X on AWSIZE is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWBURST	A value of 2'b11 on AWBURST is not permitted when AWVALID is HIGH	Table A3-3	-
AXI4_ERRM_AWBURST_STABLE	AWBURST remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-

Table 4-1 Write address channel checking rules (continued)

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_AWBURST_X	A value of X on AWBURST is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWLOCK_STABLE	AWLOCK remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWLOCK_X	A value of X on AWLOCK is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWCACHE	When AWVALID is HIGH and AWCACHE[1] is LOW, then AWCACHE[3:2] are also LOW	Table A4-5	-
AXI4_ERRM_AWCACHE_STABLE	AWCACHE remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWCACHE_X	A value of X on AWCACHE is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWPROT_STABLE	AWPROT remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	Valid
AXI4_ERRM_AWPROT_X	A value of X on AWPROT is not permitted when AWVALID is HIGH	Section A3.2.2	Valid
AXI4_ERRM_AWVALID_RESET	AWVALID is LOW for the first cycle after ARESETn goes HIGH	Figure A3-1	Valid
AXI4_ERRM_AWVALID_STABLE	When AWVALID is asserted, then it remains asserted until AWREADY is HIGH	Section A3.2.2	Valid
AXI4_ERRM_AWVALID_X	A value of X on AWVALID is not permitted when not in reset	Section A3.1.2	Valid
AXI4_ERRS_AWREADY_X	A value of X on AWREADY is not permitted when not in reset	Section A3.1.2	Valid
AXI4_RECS_AWREADY_MAX_WAIT	Recommended that AWREADY is asserted within MAXWAITS cycles of AWVALID being asserted	-	Valid
AXI4_ERRM_AWUSER_STABLE	AWUSER remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWUSER_X	A value of X on AWUSER is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWQOS_STABLE	AWQOS remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWQOS_X	A value of X on AWQOS is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWREGION_STABLE	AWREGION remains stable when AWVALID is asserted and AWREADY is LOW	Section A3.2.1	-
AXI4_ERRM_AWREGION_X	A value of X on AWREGION is not permitted when AWVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_AWLEN_FIXED	Transactions of burst type FIXED cannot have a length greater than 16 beats	Section A3.4.1	-

Table 4-1 Write address channel checking rules (continued)

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_AWLEN_LOCK	Exclusive access transactions cannot have a length greater than 16 beats	Section A7.2.4	-
AXI4_ERRM_AWUSER_TIEOFF	AWUSER must be stable when AWUSER_WIDTH has been set to zero	-	-
AXI4_ERRM_AWID_TIEOFF	AWID must be stable when ID_WIDTH has been set to zero	-	-

4.1.2 Write data channel checks

Table 4-2 shows the write data channel checking rules.

Table 4-2 Write data channel checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_WDATA_NUM	The number of write data items matches AWLEN for the corresponding address. This is triggered when any of the following occurs:	Section A3.4.1	-
	 Write data arrives and WLAST is set, and the WDATA count is not equal to AWLEN. 		
	 Write data arrives and WLAST is not set, and the WDATA count is equal to AWLEN. 		
	 ADDR arrives, WLAST is already received, and the WDATA count is not equal to AWLEN. 		
AXI4_ERRM_WDATA_STABLE	WDATA remains stable when WVALID is asserted and WREADY is LOW.	Section A3.2.1	Valid
AXI4_ERRM_WDATA_X	A value of X on WDATA valid byte lanes is not permitted when WVALID is HIGH.	Section A3.2.2	Valid
AXI4_ERRM_WSTRB	Write strobes must only be asserted for the correct byte lanes as determined from the:	Section A3.4.3	Valid
	• Start address.		
	• Transfer size.		
	Beat number.		
AXI4_ERRM_WSTRB_STABLE	WSTRB remains stable when WVALID is asserted and WREADY is LOW.	Section A3.2.1	Valid
AXI4_ERRM_WSTRB_X	A value of X on WSTRB is not permitted when WVALID is HIGH.	Section A3.2.2	Valid
AXI4_ERRM_WLAST_STABLE	WLAST remains stable when WVALID is asserted and WREADY is LOW.	Section A3.2.1	-
AXI4_ERRM_WLAST_X	A value of X on WLAST is not permitted when WVALID is HIGH.	Section A3.2.2	-
AXI4_ERRM_WVALID_RESET	WVALID is LOW for the first cycle after ARESETn goes HIGH.	Figure A3-1	Valid
AXI4_ERRM_WVALID_STABLE	When WVALID is asserted, then it must remain asserted until WREADY is HIGH.	Section A3.2.2	Valid
AXI4_ERRM_WVALID_X	A value of X on WVALID is not permitted when not in reset.	Section A3.2.2	Valid

Table 4-2 Write data channel checking rules (continued)

Assertion	Description	Specification reference	AXI4-Lite
AXI4_RECS_WREADY_MAX_WAIT	Recommended that WREADY is asserted within MAXWAITS cycles of WVALID being asserted.	-	Valid
AXI4_ERRS_WREADY_X	A value of X on WREADY is not permitted when not in reset.	Section A3.2.2	Valid
AXI4_ERRM_WUSER_STABLE	WUSER must remain constant whilst WVALID is asserted and WREADY is de-asserted.	Section A3.2.1	-
AXI4_ERRM_WUSER_X	A value of X on WUSER is not permitted when WVALID is HIGH.	Section A3.2.2	-
AXI4_ERRM_WUSER_TIEOFF	WUSER must be stable when WUSER_WIDTH has been set to zero.	-	-

4.1.3 Write response channel checks

Table 4-3 shows the write response channel checking rules.

Table 4-3 Write response channel checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRS_BID_STABLE	BID remains stable when BVALID is asserted and BREADY is LOW	Section A3.2.1	-
AXI4_ERRS_BID_X	A value of X on BID is not permitted when BVALID is HIGH	Section A3.2.2	-
AXI4_ERRS_BRESP_ALL_DONE_EOS	All write transaction addresses are matched with a corresponding buffered response	-	Valid
AXI4_ERRS_BRESP_EXOKAY	An EXOKAY write response can only be given to an exclusive write access	Section A7.2	Valid
AXI4_ERRS_BRESP_STABLE	BRESP remains stable when BVALID is asserted and BREADY is LOW	Section A3.2.1	Valid
AXI4_ERRS_BRESP_X	A value of X on BRESP is not permitted when BVALID is HIGH	Section A3.2.2	Valid
AXI4_ERRS_BVALID_RESET	BVALID is LOW for the first cycle after ARESETn goes HIGH	Figure A3-1	Valid
AXI4_ERRS_BVALID_STABLE	When BVALID is asserted, then it must remain asserted until BREADY is HIGH	Section A3.2.2	Valid
AXI4_ERRS_BVALID_X	A value of X on BVALID is not permitted when not in reset	Section A3.2.2	Valid
AXI4_RECM_BREADY_MAX_WAIT	Recommended that BREADY is asserted within MAXWAITS cycles of BVALID being asserted	-	Valid
AXI4_ERRM_BREADY_X	A value of X on BREADY is not permitted when not in reset	Section A3.1.2	Valid
AXI4_ERRS_BRESP_AW	A slave must not take BVALID HIGH until after the write address is handshaken	Section A3.3.1, Figure A3-7	Valid
AXI4_ERRS_BUSER_STABLE	BUSER remains stable when BVALID is asserted and BREADY is LOW	Section A3.2.1	-
AXI4_ERRS_BUSER_X	A value of X on BUSER is not permitted when BVALID is HIGH	Section A3.2.2	-

Table 4-3 Write response channel checking rules (continued)

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRS_BRESP_WLAST	A slave must not take BVALID HIGH until after the last write data is handshaken	Section A3.3.1, Figure A3-7	Valid
AXI4_ERRS_BUSER_TIEOFF	BUSER must be stable when BUSER_WIDTH has been set to zero	-	-
AXI4_ERRS_BID_TIEOFF	BID must be stable when ID_WIDTH has been set to zero	-	-

4.1.4 Read address channel checks

Table 4-4 shows the read address channel checking rules.

Table 4-4 Read address channel checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_ARID_STABLE	ARID remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARID_X	A value of X on ARID is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARADDR_BOUNDARY	A read burst cannot cross a 4KB boundary	Section A3.4.1	-
AXI4_ERRM_ARADDR_STABLE	ARADDR remains stable when ARVALID is asserted and ARREADY is LOW	Section A3.2.1	Valid
AXI4_ERRM_ARADDR_WRAP_ALIGN	A read transaction with a burst type of WRAP must have an aligned address	Section A3.4.1	-
AXI4_ERRM_ARADDR_X	A value of X on ARADDR is not permitted when ARVALID is HIGH	Section A3.2.2	Valid
AXI4_ERRM_ARLEN_STABLE	ARLEN remains stable when ARVALID is asserted and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARLEN_WRAP	A read transaction with burst type of WRAP must have a length of 2, 4, 8, or 16	Section A3.4.1	-
AXI4_ERRM_ARLEN_X	A value of X on ARLEN is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARSIZE	The size of a read transfer must not exceed the width of the data interface	Section A3.4.1	-
AXI4_ERRM_ARSIZE_STABLE	ARSIZE remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARSIZE_X	A value of X on ARSIZE is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARBURST	A value of 2'b11 on ARBURST is not permitted when ARVALID is HIGH	Table A3-3	-
AXI4_ERRM_ARBURST_STABLE	ARBURST remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARBURST_X	A value of X on ARBURST is not permitted when ARVALID is HIGH	Section A3.2.2	-

Table 4-4 Read address channel checking rules (continued)

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_ARLOCK_STABLE	ARLOCK remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARLOCK_X	A value of X on ARLOCK is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARCACHE	When ARVALID is HIGH, if ARCACHE[1] is LOW, then ARCACHE[3:2] must also be LOW	Table A4-5	-
AXI4_ERRM_ARCACHE_STABLE	ARCACHE remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARCACHE_X	A value of X on ARCACHE is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARPROT_STABLE	ARPROT remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	Valid
AXI4_ERRM_ARPROT_X	A value of X on ARPROT is not permitted when ARVALID is HIGH	Section A3.2.2	Valid
AXI4_ERRM_ARVALID_RESET	ARVALID is LOW for the first cycle after ARESETn goes HIGH	Figure A3-1	Valid
AXI4_ERRM_ARVALID_STABLE	When ARVALID is asserted, then it remains asserted until ARREADY is HIGH	Section A3.2.1	Valid
AXI4_ERRM_ARVALID_X	A value of X on ARVALID is not permitted when not in reset	Section A3.1.2	Valid
AXI4_ERRS_ARREADY_X	A value of X on ARREADY is not permitted when not in reset	Section A3.1.2	Valid
AXI4_RECS_ARREADY_MAX_WAIT	Recommended that ARREADY is asserted within MAXWAITS cycles of ARVALID being asserted	-	Valid
AXI4_ERRM_ARUSER_STABLE	ARUSER remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARUSER_X	A value of X on ARUSER is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARQOS_STABLE	ARQOS remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARQOS_X	A value of X on ARQOS is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARREGION_STABLE	ARREGION remains stable when ARVALID is asserted, and ARREADY is LOW	Section A3.2.1	-
AXI4_ERRM_ARREGION_X	A value of X on ARREGION is not permitted when ARVALID is HIGH	Section A3.2.2	-
AXI4_ERRM_ARLEN_FIXED	Transactions of burst type FIXED cannot have a length greater than 16 beats	Section A3.4.1	-
AXI4_ERRM_ARLEN_LOCK	Exclusive access transactions cannot have a length greater than 16 beats	Section A7.2.4	-
AXI4_ERRM_ARUSER_TIEOFF	ARUSER must be stable when ARUSER_WIDTH has been set to zero	-	-
AXI4_ERRM_ARID_TIEOFF	ARID must be stable when ID_WIDTH has been set to zero	-	-

4.1.5 Read data channel checks

Table 4-5 shows the read data channel checking rules.

Table 4-5 Read data channel checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRS_RID	The read data must always follow the address that it relates to. Therefore, a slave can only give read data with an ID to match an outstanding read transaction.	Section A5.3.1	-
AXI4_ERRS_RID_STABLE	RID remains stable when RVALID is asserted, and RREADY is LOW.	Section A3.2.1	-
AXI4_ERRS_RID_X	A value of X on RID is not permitted when RVALID is HIGH.	Section A3.2.2	-
AXI4_ERRS_RDATA_NUM	The number of read data items must match the corresponding ARLEN .	Section A3.4.1	Valid
AXI4_ERRS_RDATA_STABLE	RDATA remains stable when RVALID is asserted, and RREADY is LOW.	Section A3.2.1	Valid
AXI4_ERRS_RDATA_X	A value of X on RDATA valid byte lanes is not permitted when RVALID is HIGH.	Section A3.2.2	Valid
AXI4_ERRS_RRESP_EXOKAY	An EXOKAY read response can only be given to an exclusive read access.	Section A7.2.3	Valid
AXI4_ERRS_RRESP_STABLE	RRESP remains stable when RVALID is asserted, and RREADY is LOW.	Section A3.2.1	Valid
AXI4_ERRS_RRESP_X	A value of X on RRESP is not permitted when RVALID is HIGH.	Section A3.2.2	Valid
AXI4_ERRS_RLAST_ALL_DONE_EOS	All outstanding read bursts must have completed.	-	-
AXI4_ERRS_RLAST_STABLE	RLAST remains stable when RVALID is asserted, and RREADY is LOW.	Section A3.2.1	-
AXI4_ERRS_RLAST_X	A value of X on RLAST is not permitted when RVALID is HIGH.	Section A3.2.2	-
AXI4_ERRS_RVALID_RESET	RVALID is LOW for the first cycle after ARESETn goes HIGH.	Figure A3-1	Valid
AXI4_ERRS_RVALID_STABLE	When RVALID is asserted, then it must remain asserted until RREADY is HIGH.	Section A3.2.1	Valid
AXI4_ERRS_RVALID_X	A value of X on RVALID is not permitted when not in reset.	Section A3.1.2	Valid
AXI4_ERRM_RREADY_X	A value of X on RREADY is not permitted when not in reset.	Section A3.1.2	Valid
AXI4_RECM_RREADY_MAX_WAIT	Recommended that RREADY is asserted within MAXWAITS cycles of RVALID being asserted.	-	Valid
AXI4_ERRS_RUSER_X	A value of X on RUSER is not permitted when RVALID is HIGH.	Section A3.2.2	-
AXI4_ERRS_RUSER_STABLE	RLAST remains stable when RVALID is asserted, and RREADY is LOW.	Section A3.2.1	-
AXI4_ERRS_RUSER_TIEOFF	RUSER must be stable when RUSER_WIDTH has been set to zero.	-	-
AXI4_ERRS_RID_TIEOFF	RID must be stable when ID_WIDTH has been set to zero.	-	-

4.1.6 Low-power interface rules

Table 4-6 shows the low-power interface checking rules.

Table 4-6 Low-power interface checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRL_CSYSREQ_FALL	CSYSREQ is only permitted to change from HIGH to LOW when CSYSACK is HIGH	Figure A9-1	-
AXI4_ERRL_CSYSREQ_RISE	CSYSREQ is only permitted to change from LOW to HIGH when CSYSACK is LOW	Figure A9-1	-
AXI4_ERRL_CSYSREQ_X	A value of X on CSYSREQ is not permitted when not in reset	Section A9.2	-
AXI4_ERRL_CSYSACK_FALL	CSYSACK is only permitted to change from HIGH to LOW when CSYSREQ is LOW	Figure A9-1	-
AXI4_ERRL_CSYSACK_RISE	CSYSACK is only permitted to change from LOW to HIGH when CSYSREQ is HIGH	Figure A9-1	-
AXI4_ERRL_CSYSACK_X	A value of X on CSYSACK is not permitted when not in reset	Section A9.2	-
AXI4_ERRL_CACTIVE_X	A value of X on CACTIVE is not permitted when not in reset	Section A9.2	-

4.1.7 Exclusive access checks

Table 4-7 shows the address channel exclusive access checking rules.

Table 4-7 Address channel exclusive access checking rules

Assertion	Description	Specification reference	AXI4-Lite
AXI4_ERRM_EXCL_ALIGN	The address of an exclusive access is aligned to the total number of bytes in the transaction	Section A7.2.4	-
AXI4_ERRM_EXCL_LEN	The number of bytes to be transferred in an exclusive access burst is a power of 2, that is, 1, 2, 4, 8, 16, 32, 64, or 128 bytes	Section A7.2.4	-
AXI4_RECM_EXCL_MATCH	Recommended that the address, size, and length of an exclusive write with a given ID is the same as the address, size, and length of the preceding exclusive read with the same ID	Section A7.2.4	-
AXI4_ERRM_EXCL_MAX	The maximum number of bytes that can be transferred in an exclusive burst is 128	Section A7.2.4	-
AXI4_RECM_EXCL_PAIR	Recommended that every exclusive write has an earlier outstanding exclusive read with the same ID	Section A7.2.2	-
AXI4_RECM_EXCL_R_W	Recommended that exclusive reads and writes with the same ID not be issued at the same time	Section A7.2.2	-

4.1.8 Internal logic checks

Table 4-8 shows the internal logic checks.

Table 4-8 Internal logic checks

Assertion	Description	Specification Reference	AXI4-Lite
AXI4_AUX_DATA_WIDTH	DATA_WIDTH parameter is 32, 64, 128, 256, 512, or 1024	-	-
AXI4_AUX_RCAM_OVERFLOW	Read CAM overflow, increase MAXRBURSTS parameter	-	Valid
AXI4_AUX_RCAM_UNDERFLOW	Read CAM underflow	-	Valid
AXI4_AUX_WCAM_OVERFLOW	Write CAM overflow, increase MAXWBURSTS parameter	-	Valid
AXI4_AUX_WCAM_UNDERFLOW	Write CAM underflow	-	Valid
AXI4_AUX_ADDR_WIDTH	The ADDR_WIDTH parameter must be between 32 bits and 64 bits inclusive	-	Valid
AXI4_AUX_EXMON_WIDTH	The EXMON_WIDTH parameter must be greater than or equal to 1	-	-
AXI4_AUX_MAXRBURSTS	The MAXRBURSTS parameter must be greater than or equal to 1	-	Valid
AXI4_AUX_MAXWBURSTS	The MAXWBURSTS parameter must be greater than or equal to 1	-	Valid
AXI4_AUX_EXCL_OVERFLOW	Exclusive access monitor overflow, increase EXMON_WIDTH parameter	-	-

4.1.9 Additional checks for AXI4-Lite

Table 4-9 shows the additional rules for AXI4-Lite.

Table 4-9 Additional AXI4-Lite checks

Assertion	Description	Specification Reference
AXI4LITE_ERRS_RRESP_EXOKAY	A slave must not give an EXOKAY response on an AXI4-Lite interface	Section B1.1.1
AXI4LITE_ERRS_BRESP_EXOKAY	A slave must not give an EXOKAY response on an AXI4-Lite interface	Section B1.1.1
AXI4LITE_AUX_DATA_WIDTH	DATA_WIDTH parameter is 32 or 64	-

4.2 AXI4-Stream™ protocol assertion descriptions

This section describes the protocol assertions, and indicates the area of the AMBA 4 AXI4-Stream Protocol v1.0 specification to which they apply. Table 4-10 shows the streaming interface checking rules.

Table 4-10 Streaming channel assertion rules

Assertion	Description	Specification reference
AXI4STREAM_ERRM_TVALID_RESET	TVALID is LOW for the first cycle after ARESETn goes HIGH	Reset on Page 2-11
AXI4STREAM_ERRM_TID_STABLE	TID remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TDEST_STABLE	TDEST remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TDATA_STABLE	TDATA remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TSTRB_STABLE	TSTRB remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TLAST_STABLE	TLAST remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TKEEP_STABLE	TKEEP remains stable when TVALID is asserted, and TREADY is LOW	Handshake process on Page 2-3
AXI4STREAM_ERRM_TVALID_STABLE	When TVALID is asserted, then it must remain asserted until TREADY is HIGH	Handshake process on Page 2-3
AXI4STREAM_RECS_TREADY_MAX_WAIT	Recommended that TREADY is asserted within MAXWAITS cycles of TVALID being asserted	-
AXI4STREAM_ERRM_TID_X	A value of X on TID is not permitted when TVALID is HIGH	-
AXI4STREAM_ERRM_TDEST_X	A value of X on TDEST is not permitted when TVALID is HIGH	-
AXI4STREAM_ERRM_TDATA_X	A value of X on TDATA is not permitted when TVALID is HIGH	
AXI4STREAM_ERRM_TSTRB_X	A value of X on TSTRB is not permitted when TVALID is HIGH	-
AXI4STREAM_ERRM_TLAST_X	A value of X on TLAST is not permitted when TVALID is HIGH	-
AXI4STREAM_ERRM_TKEEP_X	A value of X on TKEEP is not permitted when TVALID is HIGH	-
AXI4STREAM_ERRM_TVALID_X	A value of X on TVALID is not permitted when not in reset	-
AXI4STREAM_ERRS_TREADY_X	A value of X on TREADY is not permitted when not in reset	-
AXI4STREAM_ERRM_TUSER_X	A value of X on TUSER is not permitted when not in reset	-

Table 4-10 Streaming channel assertion rules (continued)

Assertion	Description	Specification reference
AXI4STREAM_ERRM_TUSER_STABLE	TUSER payload signals must remain constant while TVALID is asserted, and TREADY is de-asserted	Handshake process on Page 2-3
AXI4STREAM_ERRM_STREAM_ALL_DONE_EOS	At the end of simulation, all streams have had their corresponding TLAST transfer	-
AXI4STREAM_ERRM_TKEEP_TSTRB	If TKEEP is de-asserted, then TSTRB must also be de-asserted	Table 2-2 on Page 2-9
AXI4STREAM_ERRM_TDATA_TIEOFF	TDATA must be stable while DATA_WIDTH_BYTES has been set to zero	-
AXI4STREAM_ERRM_TKEEP_TIEOFF	TKEEP must be stable while DATA_WIDTH_BYTES has been set to zero	-
AXI4STREAM_ERRM_TSTRB_TIEOFF	TSTRB must be stable while DATA_WIDTH_BYTES has been set to zero	-
AXI4STREAM_ERRM_TID_TIEOFF	TID must be stable while ID_WIDTH has been set to zero	-
AXI4STREAM_ERRM_TDEST_TIEOFF	TDEST must be stable while DEST_WIDTH has been set to zero	-
AXI4STREAM_ERRM_TUSER_TIEOFF	TUSER must be stable while USER_WIDTH has been set to zero	-
AXI4STREAM_AUXM_TID_TDTEST_WIDTH	The value of ID_WIDTH + DEST_WIDTH must not exceed 24	-

Appendix A **Example Usage**

This appendix provides an example transcript from the protocol assertions. It contains the following section:

• *RDATA stable failure* on page A-2.

A.1 RDATA stable failure






Figure A-1 RDATA stable failure

RDATA changes at T7 when **RVALID** is HIGH and **RREADY** is LOW. The protocol assertion samples the change at T8.

Example A-1 shows the protocol assertions transcript for this failure.

Example A-1 RDATA stable failure

Time: 3960 ns Iteration: 1 Instance: /avip_testbench

Appendix B **Revisions**

This appendix describes the technical changes between released issues of this book.

Table B-1 Issue A

Change	Location	Affects
No changes, first release	-	-

Table B-2 Differences between issue A and issue B

Change	Location	Affects
The name of the AMBA AXI Protocol v2.0 Specification changed to: $AMBA^{\otimes} AXI^{\bowtie}$ and ACE^{\bowtie} Protocol Specification - $AXI3^{\bowtie}$, $AXI4^{\bowtie}$, and $AXI4\text{-}Lite^{\bowtie}ACE$ and $ACE\text{-}Lite^{\bowtie}$. So the reference to it also changed.	ARM publications on page viii	r0p1
Removed Axi4PC_coverage_undefs.v and Axi4PC_no_coverage_macros.v from the Protocol assertions directory structure for AXI4, AXI4-Lite, and AXI4-Stream diagram.	Figure 2-2 on page 2-3	r0p1
Low-power interface signals must be tied HIGH when not used.	Instantiating the protocol assertions module on page 2-4	r0p1
The version of SystemVerilog changed from version 3.1a to IEEE 1800-2005.	Configuring your simulator on page 2-7	r0p1
Split the ID_WIDTH parameter into the following: RID_WIDTH WID_WIDTH.	Table 3-1 on page 3-2	r0p1

Table B-2 Differences between issue A and issue B (continued)

Change	Location	Affects
Changed the description for the AXI4 and AXI4-Lite end of simulation rules.	AXI4 and AXI4-Lite on page 3-5	r0p1
Updated specification references for AXI4 and AXI4-Lite.	AXI4 TM and AXI4-Lite TM protocol assertion descriptions on page 4-2	r0p1
Added a new assertion called AXI4_RECM_EXCL_R_W to the address channel exclusive access checking rules.	Table 4-7 on page 4-9	r0p1
Changed the AUXM string to AUX within the assertion names for internal logic checks.	Table 4-8 on page 4-10	r0p1
Removed the Glossary from the end of the book and replaced with a link in the Preface to the on-line Glossary.	Glossary on page vi	r0p1