











TLV431, TLV431A, TLV431B

SLVS139X -JULY 1996-REVISED MAY 2018

TLV431x Low-Voltage Adjustable Precision Shunt Regulator

Features

- Low-Voltage Operation, $V_{REF} = 1.24 \text{ V}$
- Adjustable Output Voltage, Vo = VREF to 6 V
- Reference Voltage Tolerances at 25°C
 - 0.5% for TLV431B
 - 1% for TLV431A
 - 1.5% for TLV431
- Typical Temperature Drift
 - 4 mV (0°C to 70°C)
 - 6 mV (-40°C to 85°C)
 - 11 mV (-40°C to 125°C)
- Low Operational Cathode Current, 80 µA Typical
- 0.25-Ω Typical Output Impedance
- Ultra-Small SC-70 Package Offers 40% Smaller Footprint Than SOT-23-3
- See TLVH431 and TLVH432 for:
 - Wider V_{KA} (1.24 V to 18 V) and I_K (80 mA)
 - Additional SOT-89 Package
 - Multiple Pinouts for SOT-23-3 and SOT-89 **Packages**
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

Applications

- Adjustable Voltage and Current Referencing
- Secondary Side Regulation in Flyback SMPSs
- Zener Replacement
- Voltage Monitoring
- Comparator With Integrated Reference

3 Description

The TLV431 device is a low-voltage 3-terminal adjustable voltage reference with specified thermal stability over applicable industrial and commercial temperature ranges. Output voltage can be set to any value between V_{REF} (1.24 V) and 6 V with two external resistors (see the Parameter Measurement Information section). These devices operate from a lower voltage (1.24 V) than the widely used TL431 and TL1431 shunt-regulator references.


When used with an optocoupler, the TLV431 device is an ideal voltage reference in isolated feedback circuits for 3-V to 3.3-V switching-mode power supplies. These devices have a typical output impedance of 0.25 Ω . Active output circuitry provides a very sharp turnon characteristic, making them excellent replacements for low-voltage Zener diodes in many applications, including on-board regulation and adjustable power supplies.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)		
	SOT-23 (3)	2.90 mm x 1.30 mm		
	SOT-23 (5)	2.90 mm × 1.60 mm		
TLV431x	SC70 (6)	2.00 mm x 1.25 mm		
	TO-92 (3)	4.30 mm × 4.30 mm		
	SOIC (8)	4.90 mm × 3.90 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Features 1



т	ah	ı۱۸	~f	Co	nta	nto
	ลม	ИG	OI.	CU	HE	บเอ


2	Applications	1	8.4	Device Functional Modes	18
3	Description			plications and Implementation	
_	Revision History			Application Information	
4				2 Typical Applications	
5	Pin Configuration and Functions Specifications			ower Supply Recommendations	
6	•	····· -		yout	
	6.1 Absolute Maximum Ratings			.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		11	.2 Layout Example	
	6.4 Thermal Information			evice and Documentation Support	
	6.5 Electrical Characteristics for TLV431		12		
	6.6 Electrical Characteristics for TLV431A		12		
	6.7 Electrical Characteristics for TLV431B		12	.3 Receiving Notification of Documentation Upo	lates 25
	6.8 Typical Characteristics		12	.4 Community Resources	25
7	Parameter Measurement Information		12	.5 Trademarks	25
8	Detailed Description		12	.6 Electrostatic Discharge Caution	25
·	8.1 Overview		12	.7 Glossary	25
	8.2 Functional Block Diagram			echanical, Packaging, and Orderable ormation	25
	Revision History	. Y			Page
ıllal	iges from Revision W (March 2016) to Revision	1 ^			Page
(Changed figure 18				14
`hai	nges from Revision V (January 2015) to Revisio	nn 14/			_
ııaı	iges ironi kevision v (January 2013) to kevisio	או ווכ			Page
C	Changed crossreference link in the Description sec	tion			1
(Changed crossreference link in the <i>Description</i> sec Changed the <i>Stability Boundary Conditions</i> graph.	tion			1
(Changed crossreference link in the Description sec	tion			1
(Changed crossreference link in the <i>Description</i> sec Changed the <i>Stability Boundary Conditions</i> graph.	tion V _{REF} (1.25 V)), T _A = 2	5°C graph	13
	Changed crossreference link in the <i>Description</i> secondary conditions graph. Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = Added the <i>Phase Margin vs Capacitive Load V</i> Added the <i>Phase Vs Capacitive Load Vs Capacitive Load Vs Capacitive Load Vs Capac</i>	tion), T _A = 2 25°C gra	5°C graphaph	13 14
	Changed crossreference link in the <i>Description</i> sectors and the <i>Stability Boundary Conditions</i> graph added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> _{KA} = added the <i>Phase Margin vs Capacitive Load V</i> Added the <i>Phase Vs Capacitive Load V</i> Added the <i>Phase Vs Capacitive Load Vs Capacitive Load Vs</i>	tion		5°C graphaphaph	13 14 14
	Changed crossreference link in the Description secondary Conditions graph. Added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added Documentation Support section	tion	25°C gra	5°C graphaphaph	1 13 14 14 15
	Changed crossreference link in the Description sections of the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added Documentation Support section	tion), <i>T_A</i> = 2 25°C gra 25°C gra	5°C graphaph	1 13 14 15 25
	Changed crossreference link in the Description secondary Conditions graph. Added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added the Phase Margin vs Capacitive Load $V_{KA} = 0.000$ added Documentation Support section	tion), <i>T_A</i> = 2 25°C gra 25°C gra	5°C graphaph	1 13 14 15 25
	Changed crossreference link in the Description sections of the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added Documentation Support section	tion), <i>T_A</i> = 2 25°C gra 25°C gra	5°C graphaph	1 13 14 15 25
C C C F F F F F F F F F F F F F F F F F	Changed crossreference link in the Description sections of the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added the Phase Margin vs Capacitive Load $V_{KA} = 0$ added Documentation Support section	tion), <i>T_A</i> = 2 25°C gra 25°C gra	5°C graphaph	1 13 14 15 25
Char F F F F	Changed crossreference link in the <i>Description</i> sectors and the <i>Stability Boundary Conditions</i> graph added the <i>Phase Margin vs Capacitive Load V_{KA}</i> = added the <i>Phase Margin vs Capacitive Load V_{KA}</i> = added the <i>Phase Margin vs Capacitive Load V_{KA}</i> = added <i>Documentation Support</i> section	tion	e, ESD on and ntation	Ratings table, Thermal Information table, implementation section, Power Supply Support section, and Mechanical,	1 13 14 15 25 25 25
Chair	Changed crossreference link in the Description section and the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load V_{KA} = Added the Phase Margin vs Capacitive Load V_{KA} = Added the Phase Margin vs Capacitive Load V_{KA} = Added Documentation Support section	tion	e, ESD on and ntation	Ratings table, Thermal Information table, implementation section, Power Supply Support section, and Mechanical,	1 13 14 15 25 25 25 25
Chair	Changed crossreference link in the Description sector changed the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added Documentation Support section	tion	e, ESD on and ntation	S°C graph Aph	1 13 14 15 25 25 25 Page
Chair	Changed crossreference link in the Description section and the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load V_{KA} = Added the Phase Margin vs Capacitive Load V_{KA} = Added the Phase Margin vs Capacitive Load V_{KA} = Added Documentation Support section	tion	e, ESD on and ntation	S°C graph Aph	1 13 14 15 25 25 25 Page
Chair	Changed crossreference link in the Description sector changed the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added Documentation Support section	tion	e, ESD on and notation	Ratings table, Thermal Information table, Implementation section, Power Supply Support section, and Mechanical,	1 13 14 15 25 25 25 25 25
Chair F F F Chair Chair	Changed crossreference link in the Description sector changed the Stability Boundary Conditions graph. Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added the Phase Margin vs Capacitive Load V _{KA} = Added Documentation Support section	tion	e, ESD on and ntation	S°C graph	1 13 14 15 25 25 Page 1 Page 1


Submit Documentation Feedback


Copyright © 1996–2018, Texas Instruments Incorporated



5 Pin Configuration and Functions









NC - No internal connection

- * For TLV431, TLV431A: NC No internal connection
- * For TLV431B: Pin 2 is attached to Substrate and must be connected to ANODE or left open.







Pin Functions

			PIN				TYPE	DESCRIPTION
NAME	DBZ	DBV	PK	D	LP	DCK	ITPE	DESCRIPTION
CATHODE	2	3	3	1	1	1	I/O	Shunt Current/Voltage input
REF	1	4	1	8	3	3	1	Threshold relative to common anode
ANODE	3	5	2	2, 3, 6, 7	2	6	0	Common pin, normally connected to ground
NC	_	1	_	4, 5	_	2, 4, 5	1	No Internal Connection
*	_	2	_	_	_	_	1	Substrate Connection



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{KA}	Cathode voltage ⁽²⁾		7	V
I _K	Continuous cathode current	-20	20	mA
I _{ref}	Reference current	-0.05	3	mA
	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

PARAMETER	DEFINITION	VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		V
V _(ESD) discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{KA}	Cathode voltage		V_{REF}	6	V
I _K	Cathode current		0.1	15	mA
		TLV431_C	0	70	
T_A	Operating free-air temperature	TLV431_I	-40	85	°C
		TLV431_Q	-40	125	

6.4 Thermal Information

				TLV431x					
THERMAL METRIC ⁽¹⁾			D	PK	DBV	DBZ	LP	UNIT	
		6 PINS	8 PINS	3 PINS	5 PINS	3 PINS	3 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87	97	52	206	206	140	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	259	39	9	131	76	55	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ Voltage values are with respect to the anode terminal, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics for TLV431

at 25°C free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TLV431		
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Reference voltage		T _A = 25°C		1.222	1.24	1.258	
.,		$V_{KA} = V_{REF}$	(1)	TLV431C	1.21		1.27	V
V_{REF}		$I_K = 10 \text{ mA}$	T _A = full range ⁽¹⁾ (see Figure 22)	TLV431I	1.202		1.278	V
			(See Figure 22)	TLV431Q	1.194		1.286	
			(4)			4	12	
V _{REF(dev)}	V _{REF} deviation over full temperature range (2)		= 10 mA ⁽¹⁾	TLV431I		6	20	mV
, ,	range	(see Figure 22) TLV431Q				11	31	
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of V _{REF} change in cathode voltage change	V _{KA} = V _{REF} to 6 (see Figure 23)	V _{KA} = V _{REF} to 6 V, I _K = 10 mA (see Figure 23)			-1.5	-2.7	mV/V
I _{ref}	Reference terminal current	$I_K = 10 \text{ mA}, R1$ R2 = open (see Figure 23)	= 10 kΩ,			0.15	0.5	μΑ
		L _c = 10 mΔ R1	- 10 kO	TLV431C		0.05	0.3	
I _{ref(dev)}	I _{ref} deviation over full temperature range (2)	$I_K = 10 \text{ mA}, R1$ R2 = open ⁽¹⁾	= 10 K22,	TLV431I		0.1	0.4	μΑ
, ,	range	(see Figure 23)		TLV431Q		0.15	0.5	
	Minimum cathode current for	M M (- Figure 20)	TLV431C/I		55	80	
I _{K(min)}	regulation	$V_{KA} = V_{REF}$ (see	e Figure 22)	TLV431Q		55	100	μΑ
I _{K(off)}	Off-state cathode current	V _{REF} = 0, V _{KA} =	6 V (see Figure 24)			0.001	0.1	μΑ
z _{KA}	Dynamic impedance ⁽³⁾	V _{KA} = V _{REF} , f ≤ (see Figure 22)	1 kHz, $I_K = 0.1$ mA to	o 15 mA		0.25	0.4	Ω

- (1) Full temperature ranges are -40°C to 125°C for TLV431Q, -40°C to 85°C for TLV431I, and 0°C to 70°C for TLV431C.
- (2) The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

the rated temperature range. The average full
$$|\alpha V_{REF}| \left(\frac{ppm}{^{\circ}C}\right) = \frac{\left(\frac{V_{REF(dev)}}{V_{REF}\left(T_{A} = 25^{\circ}C\right)}\right) \times 10^{6}}{\Delta T_{A}}$$

where ΔT_{A} is the rated operating free-air temperature range of the device.

 αV_{REF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature.

(3) The dynamic impedance is defined as $\left|z_{ka}\right| = \frac{\Delta V_{KA}}{\Delta I_{K}}$

When the device is operating with two external resistors (see Figure 23), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$

TEXAS INSTRUMENTS

6.6 Electrical Characteristics for TLV431A

at 25°C free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TLV431A		
	PARAMETER		1EST CONDITION	5	MIN	TYP	MAX	UNIT
			T _A = 25°C		1.228	1.24	1.252	
V	Reference voltage	V _{KA} = V _{REF} ,	_ (1)	TLV431AC	1.221		1.259	V
V_{REF}		$I_K = 10 \text{ mA}$	T _A = full range ⁽¹⁾ (see Figure 22)	TLV431AI	1.215		1.265	V
			(See Figure 22)	TLV431AQ	1.209		1.271	
			TI			4	12	
V _{REF} deviation over full temperature range (2)		$V_{KA} = V_{REF}, I_{K}$ (see Figure 22		TLV431AI		6	20	mV
, ,	temperature range	TLV431AQ			11	31		
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of V _{REF} change in cathode voltage change		$V_{KA} = V_{REF}$ to 6 V, $I_K = 10$ mA (see Figure 23)			-1.5	-2.7	mV/V
I _{ref}	Reference terminal current	I _K = 10 mA, R1 R2 = open (see Figure 23				0.15	0.5	μΑ
				TLV431AC		0.05	0.3	
I _{ref(dev)}	I _{ref} deviation over full temperature range ⁽²⁾	$I_K = 10 \text{ mA}, R1$ R2 = open ⁽¹⁾ (s	$I = 10 \text{ k}\Omega$,	TLV431AI		0.1	0.4	μΑ
, ,	range	rvz = open · · (s	see rigure 23)	TLV431AQ		0.15	0.5	
	Minimum cathode current for)/	- Fi 00)	TLV431AC/AI		55	80	0
I _{K(min)}	regulation	$V_{KA} = V_{REF}$ (se	ee Figure 22)	TLV431AQ		55	100	μΑ
I _{K(off)}	Off-state cathode current	$V_{REF} = 0, V_{KA}$	V _{REF} = 0, V _{KA} = 6 V (see Figure 24)			0.001	0.1	μΑ
z _{KA}	Dynamic impedance (3)	V _{KA} = V _{REF} , f ≤ (see Figure 22	1 kHz, I _K = 0.1 mA (to 15 mA		0.25	0.4	Ω

- (1) Full temperature ranges are -40°C to 125°C for TLV431Q, -40°C to 85°C for TLV431I, and 0°C to 70°C for TLV431C.
- The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

the rated temperature range. The average full
$$\left|\alpha V_{REF}\right|\left(\frac{ppm}{^{\circ}C}\right) = \frac{\left(\frac{V_{REF(dev)}}{V_{REF}\left(T_{A} = 25^{\circ}C\right)}\right) \times 10^{6}}{\Delta T_{A}}$$

where ΔT_A is the rated operating free-air temperature range of the device.

 αV_{REF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature.

(3) The dynamic impedance is defined as $\left|z_{ka}\right| = \frac{\Delta V_{KA}}{\Delta I_{K}}$

When the device is operating with two external resistors (see Figure 23), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$



6.7 Electrical Characteristics for TLV431B

at 25°C free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TLV431B		
	PARAMETER		1EST CONDITIONS		MIN	TYP	MAX	UNIT
			T _A = 25°C		1.234	1.24	1.246	
.,	Reference voltage	$V_{KA} = V_{REF},$ $I_K = 10 \text{ mA}$	(1)	TLV431BC	1.227		1.253	V
V _{REF}			T _A = full range ⁽¹⁾ (see Figure 22)	TLV431BI	1.224		1.259	V
			(See Figure 22)	TLV431BQ	1.221		1.265	
		., ., .	(1)	TLV431BC		4	12	
V _{REF(dev)}	V _{REF} deviation over full temperature range (2)	$V_{KA} = V_{REF}$, I_{K} (see Figure 22)	= 10 mA(1)	TLV431BI		6	20	mV
	range	TLV431BQ				11	31	
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of V _{REF} change in cathode voltage change	V _{KA} = V _{REF} to 6 (see Figure 23)	V _{KA} = V _{REF} to 6 V, I _K = 10 mA (see Figure 23)			-1.5	-2.7	mV/V
I _{ref}	Reference terminal current	$I_K = 10 \text{ mA}, R1$ R2 = open (see Figure 23)	= 10 kΩ,			0.1	0.5	μΑ
		l _v = 10 mA R1	= 10 kO	TLV431BC		0.05	0.3	
I _{ref(dev)}	I _{ref} deviation over full temperature range (2)	$I_K = 10 \text{ mA}, R1 = 10 \text{ k}\Omega,$ $R2 = \text{open}^{(3)}$		TLV431BI		0.1	0.4	μA
	range	(see Figure 23)		TLV431BQ		0.15	0.5	
I _{K(min)}	Minimum cathode current for regulation	V _{KA} = V _{REF} (see Figure 22)				55	100	μΑ
I _{K(off)}	Off-state cathode current	V _{REF} = 0, V _{KA} =	V _{REF} = 0, V _{KA} = 6 V (see Figure 24)			0.001	0.1	μΑ
z _{KA}	Dynamic impedance ⁽⁴⁾	V _{KA} = V _{REF} , f ≤ (see Figure 22)	1 kHz, $I_K = 0.1$ mA to	15 mA		0.25	0.4	Ω

(1) Full temperature ranges are -40°C to 125°C for TLV431Q, -40°C to 85°C for TLV431I, and 0°C to 70°C for TLV431C.

(2) The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

$$\left|\alpha V_{REF}\right| \left(\frac{ppm}{{}^{\circ}C}\right) = \frac{\left(\frac{V_{REF(dev)}}{V_{REF}\left(T_{A} = 25 {}^{\circ}C\right)}\right) \times 10^{6}}{\Delta T_{A}}$$

where ΔT_A is the rated operating free-air temperature range of the device.

 αV_{REF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature.

- (3) Full temperature ranges are -40°C to 125°C for TLV431Q, -40°C to 85°C for TLV431I, and 0°C to 70°C for TLV431C.
- (4) The dynamic impedance is defined as $\left|z_{ka}\right| = \frac{\Delta V_{KA}}{\Delta I_{k}}$


When the device is operating with two external resistors (see Figure 23), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$




6.8 Typical Characteristics

Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.







Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.






Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.









Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.






Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.









Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.








Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.



[‡] The areas under the curves represent conditions that may cause the device to oscillate. For $V_{KA} = 2$ -V and 3-V curves, R2 and V_{bat} were adjusted to establish the initial V_{KA} and I_{K} conditions with $C_{L} = 0$. V_{bat} and C_{L} then were adjusted to determine the ranges of stability.

Figure 18. Stability Boundary Conditions





Submit Documentation Feedback

Copyright © 1996–2018, Texas Instruments Incorporated



Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.





7 Parameter Measurement Information




Figure 22. Test Circuit for $V_{KA} = V_{REF}$, $V_O = V_{KA} = V_{REF}$




Figure 23. Test Circuit for $V_{KA} > V_{REF}$, $V_O = V_{KA} = V_{REF} \times (1 + R1/R2) + I_{ref} \times R1$




Figure 24. Test Circuit for I_{K(off)}



8 Detailed Description

8.1 Overview


TLV431 is a low power counterpart to TL431, having lower reference voltage (1.24 V vs 2.5 V) for lower voltage adjustability and lower minimum cathode current ($I_{k(min)}$ = 100 μ A vs 1 mA). Like TL431, TLV431 is used in conjunction with it's key components to behave as a single voltage reference, error amplifier, voltage clamp, or comparator with integrated reference.

TLV431 can be operated and adjusted to cathode voltages from 1.24 V to 6 V, making this part optimum for a wide range of end equipments in industrial, auto, telecom, and computing. For this device to behave as a shunt regulator or error amplifier, > 100 μ A ($I_{min}(max)$) must be supplied in to the cathode pin. Under this condition, feedback can be applied from the Cathode and Ref pins to create a replica of the internal reference voltage.

Various reference voltage options can be purchased with initial tolerances (at 25°C) of 0.5%, 1%, and 1.5%. These reference options are denoted by B (0.5%), A (1.0%), and blank (1.5%) after the TLV431.

The TLV431xC devices are characterized for operation from 0°C to 70°C, the TLV431xI devices are characterized for operation from –40°C to 85°C, and the TLV431xQ devices are characterized for operation from –40°C to 125°C.

8.2 Functional Block Diagram



8.3 Feature Description

TLV431 consists of an internal reference and amplifier that outputs a sink current base on the difference between the reference pin and the virtual internal pin. The sink current is produced by an internal darlington pair.

When operated with enough voltage headroom (\geq 1.24 V) and cathode current (Ika), TLV431 forces the reference pin to 1.24 V. However, the reference pin can not be left floating, as it requires I_{ref} \geq 0.5 μ A (see the *Functional Block Diagram*). This is because the reference pin is driven into an npn, which requires a base current to operate properly.

When feedback is applied from the Cathode and Reference pins, TLV431 behaves as a Zener diode, regulating to a constant voltage dependent on current being supplied into the cathode. This is due to the internal amplifier and reference entering the proper operating regions. The same amount of current required in the above feedback situation must be applied to this device in open-loop, servo, or error-amplifying implementations for it to be in the proper linear region giving TLV431 enough gain.

Unlike many linear regulators, TLV431 is internally compensated to be stable without an output capacitor between the cathode and anode. However, if it is desired to use an output capacitor Figure 18 can be used as a guide to assist in choosing the correct capacitor to maintain stability.



8.4 Device Functional Modes

8.4.1 Open Loop (Comparator)

When the cathode/output voltage or current of TLV431 is not being fed back to the reference/input pin in any form, this device is operating in open loop. With proper cathode current (Ika) applied to this device, TLV431 will have the characteristics shown in Figure 6. With such high gain in this configuration, TLV431 is typically used as a comparator. With the reference integrated makes TLV431 the preferred choice when users are trying to monitor a certain level of a single signal.

8.4.2 Closed Loop

When the cathode/output voltage or current of TLV431 is being fed back to the reference/input pin in any form, this device is operating in closed loop. The majority of applications involving TLV431 use it in this manner to regulate a fixed voltage or current. The feedback enables this device to behave as an error amplifier, computing a portion of the output voltage and adjusting it to maintain the desired regulation. This is done by relating the output voltage back to the reference pin in a manner to make it equal to the internal reference voltage, which can be accomplished through resistive or direct feedback.

Submit Documentation Feedback

Copyright © 1996–2018, Texas Instruments Incorporated



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Figure 25 shows the TLV431, TLV431A, or TLV431B used in a 3.3-V isolated flyback supply. Output voltage V_O can be as low as reference voltage V_{REF} (1.24 V \pm 1%). The output of the regulator, plus the forward voltage drop of the optocoupler LED (1.24 + 1.4 = 2.64 V), determine the minimum voltage that can be regulated in an isolated supply configuration. Regulated voltage as low as 2.7 Vdc is possible in the topology shown in Figure 25.

The 431 family of devices are prevalent in these applications, being designers go to choice for secondary side regulation. Due to this prevalence, this section will further go on to explain operation and design in both states of TLV431 that this application will see, open loop (Comparator + Vref) and closed loop (Shunt Regulator).

Further information about system stability and using a TLV431 device for compensation can be found in the application note *Compensation Design With TL431 for UCC28600* (SLUA671).




Figure 25. Flyback With Isolation Using TLV431, TLV431A, or TLV431B as Voltage Reference and Error Amplifier

9.2 Typical Applications

9.2.1 Comparator With Integrated Reference (Open Loop)




Figure 26. Comparator Application Schematic

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE Input Voltage Range 0 V to 5 V Input Resistance 10 $k\Omega$ Supply Voltage 5 V Cathode Current (Ik) 500 µA ~1 V - Vsup Output Voltage Level Logic Input Thresholds VIH/VIL ٧L

Table 1. Design Parameters

9.2.1.2 Detailed Design Procedure

When using TLV431 as a comparator with reference, determine the following:

- Input voltage range
- Reference voltage accuracy
- Output logic input high and low level thresholds
- Current source resistance

9.2.1.2.1 Basic Operation

In the configuration shown in Figure 26 TLV431 will behave as a comparator, comparing the V_{ref} pin voltage to the internal virtual reference voltage. When provided a proper cathode current (Ik), TLV431 will have enough open-loop gain to provide a quick response. With the TLV431's maximum operating current (I_{min}(max)) being 100 μA and up to 150 μA over temperature, operation below that could result in low gain, leading to a slow response.



9.2.1.2.2 Overdrive

Slow or inaccurate responses can also occur when the reference pin is not provided enough overdrive voltage. This is the amount of voltage that is higher than the internal virtual reference. The internal virtual reference voltage will be within the range of $1.24 \text{ V} \pm (0.5\%, 1.0\%, \text{ or } 1.5\%)$ depending on which version is being used.

The more overdrive voltage provided, the faster the TLV431 will respond. This can be seen in Figure 27 and Figure 28 where it displays the output responses to various input voltages.

For applications where TLV431 is being used as a comparator, it is best to set the trip point to greater than the positive expected error (that is, +1.0% for the A version). For fast response, setting the trip point to > 10% of the internal V_{ref} should suffice.

For minimal voltage drop or difference from Vin to the ref pin, TI recommends using an input resistor < 10 k Ω to provide I_{ref}.

9.2.1.2.3 Output Voltage and Logic Input Level

In order for TLV431 to properly be used as a comparator, the logic output must be readable by the receiving logic device. This is accomplished by knowing the input high and low level threshold voltage levels, typically denoted by V_{IH} and V_{II} .

As seen in Figure 27, TLV431's output low level voltage in open-loop/comparator mode is approximately 1 V, which is sufficient for some 3.3-V supplied logic. However, this would not work for 2.5-V or 1.8-V supplied logic. To accommodate this a resistive divider can be tied to the output to attenuate the output voltage to a voltage legible to the receiving low voltage logic device.


TLV431's output high voltage is approximately V_{sup} due to TLV431 being open-collector. If V_{sup} is much higher than the receiving logic's maximum input voltage tolerance, the output must be attenuated to accommodate the outgoing logic's reliability.

When using a resistive divider on the output, be sure to make the sum of the resistive divider (R1 and R2 in Figure 26) is much greater than R_{sup} in order to not interfere with TLV431's ability to pull close to V_{sup} when turning off.

9.2.1.2.3.1 Input Resistance

TLV431 requires an input resistance in this application to source the reference current (I_{ref}) needed from this device to be in the proper operating regions while turning on. The actual voltage seen at the ref pin will be $V_{ref} = V_{in} - I_{ref} \times R_{in}$. Because the I_{ref} can be as high as 0.5 μ A, TI recommends using a resistance small enough that will mitigate the error that I_{ref} creates from V_{in} .

9.2.1.3 Application Curves






Figure 28. Output Response With Large Overdrive Voltage

9.2.2 Shunt Regulator/Reference




Figure 29. Shunt Regulator Schematic

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 Reference Initial Accuracy
 1.0%

 Supply Voltage
 6 V

 Cathode Current (Ik)
 1 mA

 Output Voltage Level
 1.24 V - 6 V

 Load Capacitance
 100 nF

Table 2. Design Parameters

9.2.2.2 Detailed Design Procedure

When using TLV431 as a Shunt Regulator, determine the following:

Feedback Resistor Values and Accuracy (R1 and R2)

- Input voltage range
- Temperature range
- Total accuracy
- Cathode current
- Reference initial accuracy
- Output capacitance

9.2.2.2.1 Programming Output/Cathode Voltage

To program the cathode voltage to a regulated voltage a resistive bridge must be shunted between the cathode and anode pins with the mid point tied to the reference pin. This can be seen in Figure 29, with R1 and R2 being the resistive bridge. The cathode/output voltage in the shunt regulator configuration can be approximated by the equation shown in Figure 29. The cathode voltage can be more accurately determined by taking the cathode current in to account

$$V_{O} = (1 + R1 / R2) \times V_{ref} - I_{ref} \times R1$$
 (1)

For Equation 1 to be valid, TLV431 must be fully biased so that it has enough open-loop gain to mitigate any gain error. This can be done by meeting the I_{min} spec denoted in *Recommended Operating Conditions* table.

Submit Documentation Feedback

10 $k\Omega$



9.2.2.2.2 Total Accuracy

When programming the output above unity gain (Vka = Vref), TLV431 is susceptible to other errors that may effect the overall accuracy beyond V_{ref} . These errors include:

- R1 and R2 accuracies
- V_{I(dev)} Change in reference voltage over temperature
- $\Delta V_{ref} / \Delta V_{KA}$ Change in reference voltage to the change in cathode voltage
- |z_{KA}| Dynamic impedance, causing a change in cathode voltage with cathode current

Worst-case cathode voltage can be determined taking all of the variables in to account. Application note Setting the Shunt Voltage on an Adjustable Shunt Regulator (SLVA445) assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2.2.2.3 Stability

Though TLV431 is stable with no capacitive load, the device that receives the shunt regulator's output voltage could present a capacitive load that is within the TLV431 region of stability, shown in Figure 18. Also, designers may use capacitive loads to improve the transient response or for power supply decoupling.

9.2.2.3 Application Curve




Figure 30. TLV431 Start-Up Response

Copyright © 1996–2018, Texas Instruments Incorporated

10 Power Supply Recommendations

When using TLV431 as a Linear Regulator to supply a load, designers will typically use a bypass capacitor on the output/cathode pin. When doing this, be sure that the capacitance is within the stability criteria shown in Figure 18.

To not exceed the maximum cathode current, be sure that the supply voltage is current limited. Also, be sure to limit the current being driven into the Ref pin, as not to exceed the absolute maximum rating.

For applications shunting high currents, pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

11 Layout

11.1 Layout Guidelines

Place decoupling capacitors as close to the device as possible. Use appropriate widths for traces when shunting high currents to avoid excessive voltage drops.

11.2 Layout Example




Figure 31. DBZ Layout Example

24



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Compensation Design With TL431 for UCC28600 (SLUA671)
- Setting the Shunt Voltage on an Adjustable Shunt Regulator (SLVA445)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV431	Click here	Click here	Click here	Click here	Click here
TLV431A	Click here	Click here	Click here	Click here	Click here
TLV431B	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



www.ti.com

14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV431ACDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	(YAC6, YACC, YACI, YACN) (YACG, YACL, YACS)	Samples
TLV431ACDBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	YACI	Samples
TLV431ACDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	YACI	Samples
TLV431ACDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	(YAC6, YACC, YACI)	Samples
										(YACG, YACL, YACS)	
TLV431ACDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	YACI	Samples
TLV431ACDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(YAC6, YAC8, YACB)	Samples
										(YAC3, YACS, YACU)	
TLV431ACDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	YAC6 YACS	Samples
TLV431ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431AC	Samples
TLV431ACLPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431AC	Samples
TLV431ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431AC	Samples
TLV431AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY431A	Samples
TLV431AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YAI6, YAIC, YAII, YAIN) (YAIG, YAIL, YAIS)	Samples
TLV431AIDBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAII	Samples
TLV431AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAII	Samples
TLV431AIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YAI6, YAIC, YAII)	Samples





www.ti.com

14-Oct-2022

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
										(YAIG, YAIL, YAIS)	
TLV431AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAII	Samples
TLV431AIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(YAI6, YAI8, YAIB)	Samples
										(YAI3, YAIS, YAIU)	
TLV431AIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	YAI6 YAIS	Samples
TLV431AIDE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY431A	Samples
TLV431AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY431A	Samples
TLV431AIDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY431A	Samples
TLV431AILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431AI	Samples
TLV431AILPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431AI	Samples
TLV431AILPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431AI	Samples
TLV431AILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431AI	Samples
TLV431AILPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431AI	Samples
TLV431AQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VA	Samples
TLV431AQPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VA	Samples
TLV431BCDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(Y3GG, Y3GJ, Y3GU)	Samples
TLV431BCDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	Y3GG	Samples
TLV431BCDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(Y3GG, Y3GJ, Y3GU)	Samples
TLV431BCDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	Y3GG	Samples
TLV431BCDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(Y3G3, Y3GS, Y3GU)	Samples





14-Oct-2022 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV431BCDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(Y3G3, Y3GS, Y3GU)	Samples
TLV431BCDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(Y3GS, Y3GU)	Samples
TLV431BCDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	YEU	Samples
TLV431BCDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	YEU	Samples
TLV431BCLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TV431B	Samples
TLV431BCLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TV431B	Samples
TLV431BCPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 70	VE	Samples
TLV431BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(Y3FJ, Y3FU)	Samples
TLV431BIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(Y3FJ, Y3FU)	Samples
TLV431BIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(Y3FJ, Y3FU)	Samples
TLV431BIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(Y3F3, Y3FS, Y3FU)	Samples
TLV431BIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(Y3F3, Y3FS)	Samples
TLV431BIDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(Y3FS, Y3FU)	Samples
TLV431BIDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YFU	Samples
TLV431BIDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YFU	Samples
TLV431BILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TY431B	Samples
TLV431BILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TY431B	Samples
TLV431BILPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TY431B	Samples
TLV431BIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	VF	Samples
TLV431BQDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(Y3HJ, Y3HU)	Samples
TLV431BQDBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(Y3HJ, Y3HU)	Samples





Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV431BQDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(Y3HJ, Y3HU)	Samples
TLV431BQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(Y3H3, Y3HS, Y3HU)	Samples
TLV431BQDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	Y3HS	Samples
TLV431BQDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(Y3HS, Y3HU)	Samples
TLV431BQDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YGU	Samples
TLV431BQDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YGU	Samples
TLV431BQLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	TQ431B	Samples
TLV431BQLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	TQ431B	Samples
TLV431BQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	V6	Samples
TLV431CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(Y3C6, Y3CI) (Y3CG, Y3CS)	Samples
TLV431CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	Y3CI	Samples
TLV431CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(Y3C6, Y3CI) (Y3CG, Y3CS)	Samples
TLV431CDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	Y3CI	Samples
TLV431CDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(Y3C6, Y3C8, Y3CB)	Samples
										(Y3C3, Y3CS, Y3CU)	
TLV431CDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(Y3C6, Y3C8, Y3CB)	Samples
										(Y3C3, Y3CS, Y3CU)	
TLV431CLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431C	Samples
TLV431CLPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431C	Samples
TLV431CLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	V431C	Samples





www.ti.com 14-Oct-2022

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV431IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(Y3I6, Y3II) (Y3IG, Y3IS)	Samples
TLV431IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y3II	Samples
TLV431IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(Y3I6, Y3II) (Y3IG, Y3IS)	Samples
TLV431IDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y3II	Samples
TLV431IDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(Y3I6, Y3IB) (Y3IS, Y3IU)	Samples
TLV431IDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	Y3I6 Y3IS	Samples
TLV431ILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431I	Samples
TLV431ILPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431I	Samples
TLV431ILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	V431I	Samples
TLV431QPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VB	Samples
TLV431QPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV431A, TLV431B:

Automotive: TLV431A-Q1, TLV431B-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 1-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV431ACDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV431ACDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431ACDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431ACDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431ACDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431ACDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431ACDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431ACDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV431AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431AIDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431AIDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431AIDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431AIDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV431AQPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TLV431BCDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BCDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431BCDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431BCDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431BCDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BCDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431BCDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BCDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BCDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431BCDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BCDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BCDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BCPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TLV431BIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BIDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BIDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BIDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BIDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431BIDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BIDBZT	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431BIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TLV431BQDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BQDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431BQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BQDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BQDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431BQDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BQDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV431BQPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TLV431CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV431CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431CDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV431CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV431CDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431CDBZR	SOT-23	DBZ	3	3000	178.0	9.2	3.15	2.77	1.22	4.0	8.0	Q3
TLV431CDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431CDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431IDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV431IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431IDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV431IDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV431IDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TLV431QPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV431ACDBVR	SOT-23	DBV	5	3000	183.0	183.0	20.0
TLV431ACDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431ACDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431ACDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431ACDBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431ACDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV431ACDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431ACDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431AIDBVR	SOT-23	DBV	5	3000	183.0	183.0	20.0
TLV431AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431AIDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431AIDBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431AIDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431AIDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV431AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV431AQPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TLV431BCDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV431BCDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431BCDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431BCDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431BCDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431BCDBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431BCDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431BCDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431BCDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV431BCDBZT	SOT-23	DBZ	3	250	183.0	183.0	20.0
TLV431BCDCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TLV431BCDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TLV431BCPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TLV431BIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431BIDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TLV431BIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431BIDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TLV431BIDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431BIDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431BIDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV431BIDBZT	SOT-23	DBZ	3	250	183.0	183.0	20.0
TLV431BIDBZT	SOT-23	DBZ	3	250	200.0	183.0	25.0
TLV431BIDCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TLV431BIDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TLV431BIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TLV431BQDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TLV431BQDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431BQDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TLV431BQDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431BQDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431BQDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431BQDBZRG4	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431BQDBZT	SOT-23	DBZ	3	250	183.0	183.0	20.0
TLV431BQDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TLV431BQDCKT	SC70	DCK	6	250	200.0	183.0	25.0
TLV431BQPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TLV431CDBVR	SOT-23	DBV	5	3000	183.0	183.0	20.0
TLV431CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431CDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431CDBVT	SOT-23	DBV	5	250	183.0	183.0	20.0
TLV431CDBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431CDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV431CDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0



PACKAGE MATERIALS INFORMATION


www.ti.com 1-Oct-2022

Device	Package Type	Package Drawing	Drawing Pins SPQ Length (mr		Length (mm)	Width (mm)	Height (mm)
TLV431CDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431IDBVR	SOT-23	DBV	3V 5 3000 180.0		180.0	18.0	
TLV431IDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV431IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV431IDBVTG4	SOT-23	DBV	5 250 180.0 3 3000 200.0		180.0	180.0	18.0
TLV431IDBZR	SOT-23	DBZ			200.0	183.0	25.0
TLV431IDBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0
TLV431QPK	SOT-89	PK	3	1000	340.0	340.0	38.0

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Oct-2022

TUBE



*All dimensions are nominal

ĺ	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ĺ	TLV431AID	D	SOIC	8	75	507	8	3940	4.32
İ	TLV431AIDE4	D	SOIC	8	75	507	8	3940	4.32



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C







- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.





- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.







^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. The center lead is in electrical contact with the tab.
- D. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC T0-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



PK (R-PDSO-G3)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92 - 5.34 mm max height

TO-92



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.



TO-92





TO-92





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated