

MICROS 32 BITS STM - GPIO

ROBINSON JIMENEZ MORENO



UNIVERSIDAD MILITAR
NUEVA GRANADA



arm KEIL

- [Home](#)
- [Products](#)
- [Download](#)
- [Events](#)
- [Support](#)

Go

Home / MDK / μVision IDE

μVision® IDE

The μVision IDE combines project management, run-time environment, build facilities, source code editing, and program debugging in a single powerful environment. μVision is easy-to-use and accelerates your embedded software development. μVision supports multiple screens and allows you to create individual window layouts anywhere on the visual surface.


The [μVision Debugger](#) provides a single environment in which you may test, verify, and optimize your application code. The debugger includes traditional features like simple and complex breakpoints, watch windows, and execution control and provides full visibility to device peripherals.

μVision Project Manager and Run-Time Environment

With the μVision Project Manager and Run-Time Environment you create software application using pre-build software components and device support from Software Packs. The software components contain libraries, source modules, configuration files, source code templates, and documentation. Software components can be generic to support a wide range of devices and applications.

Quick Links

- [μVision Debugger](#)
- [μVision User's Guide](#)
- [Online manuals for MDK](#)
- [Verification Tools](#)



Project

Project Target

Manage Run-Time Environment

Software Component	Sel.	Variant	Version	Description
Board Support	MCB1800	1.0.0	Keil Development Board MCB1800	Cortex Microcontroller Software Interface Components
CMSIS				

Configuration Wizard

[Privacy Policy Update](#)

Privacy Policy has been updated. By continuing to use our website, you consent to Arm's Privacy Policy. Please review our [Privacy Policy](#) to learn more about our use of your data.

[and hide this message](#)

Important information

We use cookies to store information on your computer. By continuing to use our site, you consent to our [cookies](#).

[Show this message again](#)

[Change Settings](#)


SCIENTIA PATRIAE FAMILIAE
 UNIVERSIDAD MILITAR
 NUEVA GRANADA

ENTORNO DE PROGRAMACION KEIL

Abrir proyecto


Compilar

Programar tarjeta STM

Cuadros de dialogo para programación en la tarjeta

Instalador de paquetes stm32 F7 y stm32f4

Activación/desactivación simulación de código





```

1 #include "stm32f4xx.h"
2
3 int main(void){
4     RCC -> AHB1ENR = 0XF; //LEDS AHORA EN EL PUERTO B
5     GPIOD -> MODER = 1; //COLOCAR EN SALIDA PARA ENCENDER LOS LEDS
6     while(1){
7
8         if((GPIOB -> IDR & 0x1)==1){
9             GPIOD -> ODR = 1;
10            else GPIOD -> ODR =0;
11        }
12    }
13

```







d:\Documents\Universidad (por organizar)\Lab Micros\ProgVid\Programas\Clase C++\Clase c.uvproj - µVision

File Edit View Project Flash Debug Peripherals Tools SVCS Window Help

PUPDR

Target 1

Project

Select Device for Target 'Target 1'...

Device

Software Packs

Vendor: STMicroelectronics

Device: STM32F746GTx

Toolset: ARM

Search:

Description:

The STM32F7 family incorporates high-speed embedded memories and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

- 64-Kbyte of CCM (core coupled memory) data RAM
- LCD parallel interface, 8080/6800 modes
- Timer with quadrature (incremental) encoder input
- 5 V-tolerant I/Os
- Parallel camera interface
- True random number generator
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

STM32F746VETx

STM32F746VGHx

STM32F746VGTx

STM32F746ZETx

STM32F746ZEYx

STM32F746ZGTx

STM32F746ZGYx

STM32F756

STM32F765

OK Cancel Help

Build Output



Manage Run-Time Environment

Software Component	Sel.	Variant	Version	Description
Board Support		STM32756G-EVAL	1.1.0	STMicroelectronics STM32756G-EVAL Board
CMSIS				Cortex Microcontroller Software Interface Components
CORE			5.0.1	CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M
DSP	<input checked="" type="checkbox"/>		1.5.1	CMSIS-DSP Library for Cortex-M, SC000, and SC300
RTOS (API)		ARM:CMSIS:DSP:1.5.1P	1.0.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
RTOS2 (API)			2.1.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
CMSIS Driver				Unified Device Drivers compliant to CMSIS-Driver Specifications
Compiler		ARM Compiler	1.2.0	Compiler Extensions for ARM Compiler 5 and ARM Compiler 6
CycloneCommon		CycloneCommon	1.7.8	Common Files
CycloneCrypto		CycloneCrypto	1.7.8	Cryptographic Library
CycloneSSL		CycloneSSL	1.7.8	SSL/TLS Library
CycloneTCP		CycloneTCP	1.7.8	Dual IPv4/IPv6 Stack
Device				Startup, System Setup
File System		MDK-Pro	6.9.8	File Access on various storage devices
Graphics		MDK-Pro	5.36.6	User Interface on graphical LCD displays
Graphics Display				Display Interface including configuration for emWIN
MDK Pro				

Validation Output

Validation Output	Description

Build Output

Resolve Select Packs Details OK Cancel Help



d:\Documents\Universidad (por organizar)\Lab Micros\ProgVid\Programas\Clase C++\Clase c.uvprojx - μVision

File Edit View Project Flash Debug Peripherals Tools SVCS Window Help

Manage Run-Time Environment

Project

Software Component	Sel.	Variant	Version	Description
Board Support		STM32756G-EVAL	1.1.0	STMicroelectronics STM32756G-EVAL Board
CMSIS				Cortex Microcontroller Software Interface Components
CMSIS Driver				Unified Device Drivers compliant to CMSIS-Driver Specifications
Compiler		ARM Compiler	1.2.0	Compiler Extensions for ARM Compiler 5 and ARM Compiler 6
CycloneCommon		CycloneCommon	1.7.8	Common Files
CycloneCrypto		CycloneCrypto	1.7.8	Cryptographic Library
CycloneSSL		CycloneSSL	1.7.8	SSL/TLS Library
CycloneTCP		CycloneTCP	1.7.8	Dual IPv4/IPv6 Stack
Device				Startup, System Setup
Startup	<input checked="" type="checkbox"/>		1.2.0	System Startup for STMicroelectronics STM32F7 Series
STM32Cube Framework (API)			1.0.0	STM32Cube Framework
Keil:Device:Startup:1.2.0				STM32Fxx Hardware Abstraction Layer (HAL) Drivers
Pack: Keil:STM32F7xx_DFP.2.9.0				
File System		MDK-Pro	6.9.8	File Access on various storage devices
Graphics		MDK-Pro	5.36.6	User Interface on graphical LCD displays
Graphics Display				Display Interface including configuration for emWIN
Network		MDK-Pro	7.5.0	IPv4/IPv6 Networking using Ethernet or Serial protocols
USB				


Validation Output

Description

Build Output

Resolve Select Packs Details OK Cancel Help





PROTEUS DESIGN SUITE 8.9

Getting Started

- [Schematic Capture](#)
- [PCB Layout](#)
- [Simulation](#)
- [Migration Guide](#)
- [What's New](#)

New Project Wizard: Schematic Design

- Do not create a schematic.
 Create a schematic from the selected template.

Design Templates

DEFAULT

Landscape A0

Landscape A1

ENTORNO DE SIMULACION

PROTEUS DESIGN SUITE 8.9

Getting Started

- [Schematic Capture](#)
- [PCB Layout](#)
- [Simulation](#)
- [Migration Guide](#)
- [What's New](#)

New Project Wizard: Firmware

- No Firmware Project
 Create Firmware Project
 Create Flowchart Project

Family

Cortex-M4

Controller

Compiler

Create Quick Start Files

Create Peripherals




New Project Wizard: Firmware

? X

No Firmware Project
 Create Firmware Project
 Create Flowchart Project

Family	Cortex-M4
Controller	STM32F401CD
Compiler	STM32F401CE
Create Quick Start Files	STM32F401RB
Create Peripherals	STM32F401RC
	STM32F401RD
	STM32F401RE
	STM32F401VB
	STM32F401VC
	STM32F401VD
	STM32F401VE



Pack Installer - C:\Keil_v5\ARM\PACK

File Packs Window Help

Device: STMicroelectronics - STM32F401

Devices Boards

Search:


Device	Summary
SONiX	60 Dev
STMicroelectronics	1483 Dev
STBlueNRG Series	1 Device
STBlueNRG-1 Series	1 Device
STBlueNRG-2 Series	1 Device
STM32F0 Series	111 Dev
STM32F1 Series	95 Dev
STM32F2 Series	46 Dev
STM32F3 Series	90 Dev
STM32F4 Series	205 Dev
STM32F401	20 Dev
STM32F401CD	2 Dev

I32F401VD.cpp

```
#include "stm32f4xx.h"

int main(void){
    RCC -> AHB1ENR = 0XF; //LEDS AHORA EN EL PUERTO B
    GPIOD -> MODER = 1; //COLOCAR EN SALIDA PARA ENCENDIDO
    while(1){


        if((GPIOB -> IDR & 0x1)==1){
            GPIOD -> ODR = 1;
        }
        else
            GPIOD -> ODR = 0;
    }
}
```




Arquitectura de un sistema embebido


➤ Para un sistema embebido específico, como la STM32F4, se encuentran componentes como:


- Microcontrolador ARM 32-bit *CortexTM*
- Oscilador de 168 MHZ
- *Memory Flash* de 1 Mbyte
- SRAM de 192+4 Kbyte
- CCM (Core Coupled Memory) de 64 Kbyte
- Interfaz paralela de LCD
- Interfaz paralela a 8-14 bits de cámara a 54 Mbytes/s
- Unidad de cálculo CRC
- RTC: Precisión inferior a segundos y Calendario Hardware
- 3 conversores A/D de 12 bits
- 2 conversores D/A de 12 bits
- 17 temporizadores, 15 de estos a 16 bits y 2 a 32 bits, con funciones IC/OC/PWM
- 140 I/O con capacidad de interrupción
- 15 interfaces de comunicación
- 4 LEDs de uso general
- Conexiones para periféricos de entrada y salida



STM32F4









NUCLEO-F334R8											
PC10	1	2	PC11	D15	PB8	PB9	PC9	D14	PB8	PB9	PC8
PC12	3	4	PD2	D14	PB9	PB10	PC6	PB10	PB9	PB10	PC5
VDD	5	6	E5V	GND	GND	GND	U5V	GND	GND	GND	U5V
BOOT0	7	8	NC	NC	NC	NC	PA12	NC	NC	NC	PA12
PA13	9	10	IREF	IREF	RESET	RESET	PA11	IREF	IREF	RESET	PA11
PA14	11	12	NC	NC	NC	NC	PA11	NC	NC	NC	PA11
PA15	13	14	RESET	RESET	RESET	RESET	PA11	NC	NC	NC	PA11
PA16	15	16	+3V3	+3V3	+3V3	+3V3	PA11	+3V3	+3V3	+3V3	PA11
PA17	17	18	+5V	+5V	+5V	+5V	PA11	+5V	+5V	+5V	PA11
PA18	19	20	GND	GND	GND	GND	PA11	GND	GND	GND	PA11
PB7	21	22	NC	NC	NC	NC	PA11	NC	NC	NC	PA11
PC13	23	24	VIN	VIN	NC	NC	PA11	VIN	VIN	VIN	PA11
PC14	25	26	NC	NC	NC	NC	PA11	NC	NC	NC	PA11
PC15	27	28	PA0	A0	PA0	A0	PA10	PA0	PA0	PA0	PA10
PF0	29	30	PA1	A1	PA1	A1	PA10	PA1	PA1	PA1	PA10
PF1	31	32	PA4	A2	PA4	A2	PA10	PA4	PA4	PA4	PA10
VBAT	33	34	PA0	A3	PA0	A3	PA10	PA0	PA0	PA0	PA10
PC2	35	36	PC1	A4	PC1	A4	PA9	PC1	PC1	PC1	PA9
PC3	37	38	PC0	A5	PC0	A5	PA9	PC0	PC0	PC0	PA9

Legend: ■ Arduino ■ Morpho

NUCLEO-F303RE


 Arduino

 Morpho


LEDs

The tricolor LED (green, orange, red) LD1 (COM) provides information about ST-LINK communication status. LD1 default color is red. LD1 turns to green to indicate that communication is in progress between the PC and the ST-LINK/V2-1, with the following setup:

- Slow blinking Red/Off: at power-on before USB initialization
- Fast blinking Red/Off: after the first correct communication between the PC and ST-LINK/V2-1 (enumeration)
- Red LED On: when the initialization between the PC and ST-LINK/V2-1 is complete
- Green LED On: after a successful target communication initialization
- Blinking Red/Green: during communication with the target
- Green On: communication finished and successful
- Orange On: Communication failure

User LD2: the green LED is a user LED connected to ARDUINO® signal D13 corresponding to STM32 I/O PA5 (pin 21) or PB13 (pin 34) depending on the STM32 target. Refer to

Table 11 to *Table 23* when:

- the I/O is HIGH value, the LED is on
- the I/O is LOW, the LED is off


LD3 PWR: the red LED indicates that the STM32 part is powered and +5V power is available.



Push-buttons

B1 USER: the user button is connected to the I/O PC13 (pin 2) of the STM32 microcontroller.

B2 RESET: this push-button is connected to NRST, and is used to RESET the STM32 microcontroller.



```
#include "STM32F7xx.h"

//BASICO LED 1 EJEMPLO ENTRADA SALIDA DIGITAL.

int main(void)
{
    //*****
    //CONFIGURACION "CLOCK"
    RCC->AHB1ENR |= 6;      //PRENDER EL CLOCK DEL PTB

    //*****
    //CONFIGURACION DE PINES
    GPIOB->MODER =1;   //PTB -> OUTPUT
    GPIOC->MODER =0;      //PTC -> INPUT
    //*****


    while(true){          //bucle infinito
        //Lee pulsador enciende LED
        while((GPIOC->IDR & 0X2000)==0X2000 ) { GPIOB->ODR |= 1; }
        GPIOB->ODR = 0;
    } //cierra while

} //cierra main
```



GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input-pull-down
- Analog
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words, half-words or bytes. The purpose of the GPIOx_BSRR and GPIOx_BRR registers is to allow atomic read/modify accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.



General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in input floating mode.

The debug pins are in AF pull-up/pull-down after reset:

- PA15: JTDI in pull-up
- PA14: JTCK/SWCLK in pull-down
- PA13: JTMS/SWDAT in pull-up
- PB4: NJTRST in pull-up
- PB3: JTDO in floating state

`GPIOA->MODER |= 0x1`



Enmascaramiento necesario



When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.




All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.



RESET



RESET



Clocks

Three different clock sources can be used to drive the system clock (SYSCLK):

- HSI oscillator clock =**16 MHz**
- HSE oscillator clock=**8MHz**
- Main PLL (PLL) clock

The devices have the two following secondary clock sources:

- 32 kHz low-speed internal RC (LSI RC) which drives the independent watchdog and, optionally, the RTC used for Auto-wakeup from the Stop/Standy mode.
- 32.768 kHz low-speed external crystal (LSE crystal) which optionally drives the RTC clock (RTCCLK)

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.




Crystal/ceramic resonators

PLL

The devices feature three PLLs:

- A main PLL (PLL) clocked by the HSE or HSI oscillator and featuring two different output clocks:
 - The first output is used to generate the high speed system clock (**up to 216 MHz**)
 - The second output is used to generate 48MHz clock for the USB OTG FS, SDMMC and RNG.



HSI clock

The HSI clock signal is generated from an internal **16 MHz** RC oscillator and can be used directly as a system clock, or used as PLL input.



I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR) to configure up to 16 I/Os. The GPIOx_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (push-pull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register.



General-purpose I/Os (GPIO)

- Output states: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx_IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx_BSRR) for bitwise write access to GPIOx_ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the I/O port configurations
- Analog function
- Alternate function selection registers
- Fast toggle capable of changing every two clock cycles
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions



5.3.10 RCC AHB1 peripheral clock register (RCC_AHB1ENR)

Address offset: 0x30

RCC -> AHB1ENR =

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res.	BKPSR AMEN	Res.	Res.
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIOB EN	GPIO AEN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 2 **GPIOCEN**: IO port C clock enable

This bit is set and cleared by software.

0: IO port C clock disabled

1: IO port C clock enabled

Bit 1 **GPIOBEN**: IO port B clock enable

This bit is set and cleared by software.

0: IO port B clock disabled

1: IO port B clock enabled

Bit 0 **GPIOAEN**: IO port A clock enable

This bit is set and cleared by software.

0: IO port A clock disabled

1: IO port A clock enabled



5.3.10 RCC AHB1 peripheral clock register (RCC_AHB1ENR)

RCC → AHB1ENR =

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res.	BKPSR AMEN	Res.	Res.
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Que puertos se activan con las siguientes instrucciones:

RCC → AHB1ENR = 16; RCC → AHB1ENR = 0x10;

Escribir la intrucción para activar el o los puertos indicados:

1. Puerto B
2. Puerto A y C
3. Puerto A,B,C y E
4. Puerto D y G



6.4.1 GPIO port mode register (**GPIOx_MODER**) (x = A..K)

Address offset: 0x00

Reset values:

GPIOB → MODER =

- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y+1:2y **MODE Ry[1:0]**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O mode.

- | |
|---------------------------------|
| 00: Input mode (reset state) |
| 01: General purpose output mode |
| 10: Alternate function mode |
| 11: Analog mode |



6.4.1 GPIO port mode register (**GPIOx_MODER**) (x =A..K)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]	
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
rw	rw	rw	rw	rw	rw										

Bits $2y+1:2y$ **MODE Ry[1:0]**: Port x configuration bits ($y = 0..15$)

These bits are written by software to configure the I/O mode.

00: Input mode (reset state)  **GPIOA -> MODER = 0;**
 01: General purpose output mode

Todos los bits del Puerto A de entrada

Que bits y en que modo se configuran con las siguientes instrucciones:

GPIOD -> MODER = 1; **GPIOD -> MODER = 16;**

Escribir la intrucción para activar el o los bits indicados:

1. Puerto B, pines pares salida, impares entrada
2. Puerto C pines impares salida, pares entrada
3. Puerto E parte alta salida, parte baja entrada



6.4.6 GPIO port output data register (GPIOx_ODR) (x = A..K)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODRy**: Port output data bit (y = 0..15)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F).

GPIO → **ODR** = **a**;



6.4.1 GPIO port mode register (GPIOx_MODER) (x = A..K)

GPIOB -> MODER = 0X10004001; //LEDS TARJETA

1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 30 29 28	0 27 26 25 24	0 23 22 21 20	0 19 18 17 16	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	rw	rw	rw
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

4	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
0 14 13 12	0 11 10 9 8	0 7 6 5 4	0 3 2 1 0	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]	rw	rw	rw	rw
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 2y+1:2y MODERy[1:0]: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O mode.


00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

6.4.6 GPIO port output data register (GPIOx_ODR) (x = A..K)




LEDs

User LD1: a green user LED is connected to the STM32 I/O PB0 (OFF) or PA5 (SB119 ON and SB120 OFF) corresponding to the S

User LD2: a blue user LED is connected to PB7

User LD3: a red user LED is connected to PB14.



6.4.5 GPIO port input data register (**GPIOx_IDR**) (x = A..K)

Address offset: 0x10

Reset value: 0x0000 XXXX (where X means undefined)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDRy**: Port input data bit (y = 0..15)

These bits are read-only. They contain the input value of the corresponding I/O port.

a = **GPIOB** → **IDR**;







132F401VD.cpp

```
#include "stm32f4xx.h"

int main(void){
    RCC -> AHB1ENR = 0XF; //LEDS AHORA
    GPIOD -> MODER = 1; //COLOCAR EN S
while(1){

    if((GPIOB -> IDR & 0x1)==1){
        GPIOD -> ODR = 1;
    }
    else  GPIOD -> ODR =0;
}
}
```



6.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A..K)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0
rw															

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 OTy: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain



6.4.3

GPIO port output speed register (**GPIOx_OSPEEDR**) (x = A..K)

Address offset: 0x08

Reset value:

- 0x0C00 0000 for port A
- 0x0000 00C0 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEEDR15 [1:0]	OSPEEDR14 [1:0]	OSPEEDR13 [1:0]	OSPEEDR12 [1:0]	OSPEEDR11 [1:0]	OSPEEDR10 [1:0]	OSPEEDR9 [1:0]	OSPEEDR8 [1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEEDR7 [1:0]	OSPEEDR6 [1:0]	OSPEEDR5 [1:0]	OSPEEDR4 [1:0]	OSPEEDR3 [1:0]	OSPEEDR2 [1:0]	OSPEEDR1 [1:0]	OSPEEDR0 [1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y+1:2y **OSPEEDR_y[1:0]**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output speed.

- 00: Low speed
- 01: Medium speed
- 10: High speed
- 11: Very high speed

Note: Refer to the product datasheets for the values of OSPEEDR_y bits versus V_{DD} range and external load.

DIOSPEEDR_y[1:0]: Port x configuration bits (y = 0..15) 00: 2 MHz Low speed 01: 25 MHz Medium speed

10: 50 MHz Fast speed 11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)

Reset values: 0x0000 00C0 for port B 0x0000 0000 for other ports



6.4.4 GPIO port pull-up/pull-down register (**GPIOx_PUPDR**) (x = A..K)

Address offset: 0x0C

Reset values:

- 0x6400 0000 for port A
- 0x0000 0100 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y+1:2y **PUPDR_y[1:0]**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up

10: Pull-down

11: Reserved



6.4.9 GPIO alternate function low register (**GPIOx_AFRL**) (x = A..K)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AFR7[3:0]				AFR6[3:0]				AFR5[3:0]				AFR4[3:0]			
rw	rw	rw	rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AFR3[3:0]				AFR2[3:0]				AFR1[3:0]				AFR0[3:0]			
rw	rw	rw	rw												


Bits 31:0 **AFRy[3:0]**: Alternate function selection for port x pin y (y = 0..7)

These bits are written by software to configure alternate function I/Os

AFSELy selection:

0000: AF0	1000: AF8
0001: AF1	1001: AF9
0010: AF2	1010: AF10
0011: AF3	1011: AF11
0100: AF4	1100: AF12
0101: AF5	1101: AF13
0110: AF6	1110: AF14
0111: AF7	1111: AF15






Ejercicio: analizar el siguiente código y explicarlo

```
//////////  
#include "stm32f7xx.h"  
int x,y,z;  
int main(void){  
    RCC ->AHB1ENR = 1; //Pto A activo.  
    while (1){  
        if ((GPIOA->IDR&0X01)==1 && y==0) {  
            y=1;x=0;  
        }  
        if ((GPIOA->IDR&0X01)==1 && x==0) {  
            y=0;x=1;  
        }  
    }  
}
```





```

#include "stm32f7xx.h"
int x,y;
int main(void) {
    RCC ->AHB1ENR = 9; //Pto A y D activos.
    while (1) {
        if ((GPIOA->IDR&0X01)==1 && y==0) {
            y=1;
            GPIOD->ODR=~GPIOD->ODR;
        }
        if ((GPIOA->IDR&0X02)==2 && y==1) {
            y=0;
        }
    }
}
  
```



Project: LEDS

Target 1

Source Group 1

CODIGO

main.cpp

CMSIS

arm_cortexM7If

Device

startup_stm32f7

system_stm32f7

```

1 #include "stm32f7xx.h"
2
3
4 int time=50000;
5
6 int main (void)
7 {
8     int i=0;
9
10    RCC->AHB1ENR |=(1UL<<1);
11    GPIOB->MODER=0X10004001;
12    GPIOB->OTYPER=0;
13    GPIOB->OSPEEDR=0X10004001;
14    GPIOB->PUPDR=0X10004001;
15
16    while(true){
17        GPIOB->ODR |=(1UL<<14);
18        for(i=0;i<time;i++);
19            GPIOB->ODR &= ~ (1UL<<14);
20        for(i=0;i<time;i++);
21    }
22
23 }

```



//////////SECUENCIA LEDS 2//////////

```
#include <stdio.h>
#include "stm32f7xx.h"


int time=0;
int sec[16]={1,2,4,8,16,32,64,128,256,512,1024,2048,4096,8192,16384,32768};

int main(void){
    RCC -> AHB1ENR = 0xff; //LEDS AHORA EN EL PUERTO B
    GPIOG -> MODER = 0X55555555; //COLOCAR EN SALIDA PARA ENCENDER LOS LEDS
    GPIOG -> OSPEEDR = 1; //VELOCIDAD MEDIA
    GPIOG -> PUPDR = 0; // NO PULL UP
    while(1){

        for(int a=0;a<17;a++){
            GPIOG -> ODR = sec[a]; //
            for(time=0;time<50000;time++);
        }
    }
}
```


Ejercicio:

Reproducir la secuencia del video.



TAREA:

Hacer un análisis de un artículo del IEEE Xplore (base de datos de la universidad) en donde se evidencie el uso de microcontroladores, subir tanto el artículo como el análisis en formato IEEE (ambos pdf) al aula virtual,. El link es <https://stadiumm.unimilitar.edu.co/> dar click en la letra I.



The screenshot shows the homepage of the University of Nueva Granada's library website. At the top, there is a navigation bar with tabs for 'Biblioteca Universidad Militar Ko...', 'Recursos Electrónicos - UMNG', and another 'Recursos Electrónicos - UMNG'. Below the navigation bar, there is a banner image of students working in a library. On the left side of the banner is the university's logo. The main title 'BASES DE DATOS' is displayed prominently in the center of the banner. Below the banner, there is a navigation menu with several buttons: 'Inicio', 'Catálogo', 'Repositorio UMNG', 'Descubridor', 'Estadísticas de Recursos Electrónicos', 'Servicios En Línea', 'Hemeroteca', and 'Libros Electrónicos - UMNG'. Below the menu, there is a search bar with a dropdown menu showing letters from 'All' to 'Z'. At the bottom of the page, there are two boxes: one for 'IEEE Xplore' and one for 'WEB OF KNOWLEDGE'.

IEEE Xplore®
DIGITAL LIBRARY
IEEE - Institute of Electrical and Electronics Engineers
Contiene acceso a mas de 1.0000 de documentos, diarios, revistas,

WEB OF KNOWLEDGE™
THOMSON REUTERS
Incites Benchmarking & Analytics
Resultados del análisis y

