



Faculty

Dr. Fazal Noorbasha

B.Sc., **M.Sc.**, M.Tech. (VLSI), **B.Tech.(ECE)**, M.Tech.(AI),
Ph.D. (VLSI - Central University, Sagar)

Associate Professor - Dept. of ECE

Associate Dean - Academics

K L University

Guntur, AP – INDIA

E-Mail: fazalnoorbasha@kluniversity.in

Department of ECE


AY 2024-2025 :: EVEN SEM

VLSI DESIGN

23EC2211A

TOPIC





CO-3-4-5




CO-3

Dr. Fazal Noorbasha





Dynamic CMOS logic





DCVSL logic gate.

Differential Cascade Voltage Switch Logic (or DCVSL)

Dr. Fazal Noorbasha



Draw and explain Dynamic CMOS Logic using $Y = (\overline{AB} + \overline{C})$.





this circuit is divided into two major phases: **precharge** and **evaluation**, with the mode of operation determined by the clock signal CLK.

Dr. Fazal Noorbasha





Draw and explain pseudo-NMOS logic using $Y = (\overline{AB} + \overline{C})$.



Dr. Fazal Noorbasha





Draw and explain Differential Cascode Voltage Switch logic (DCVSL) using NAND and AND.




Draw and explain Differential Cascode Voltage Switch logic (DCVSL) using XOR-XNOR.


$$\bar{A} B + A \bar{B} \text{ XOR}$$

$$\bar{A} \bar{B} + A B \text{ XNOR}$$







(a) Basic concept



AND/NAND



OR/NOR




XOR/NXOR

(b) Example pass-transistor networks


Figure 6.37 Complementary pass-transistor logic (CPL).



Transmission Logic Circuit





Graphical Symbol



Dr. Fazal Noorbasha









CMOS transmission gate (TG)



Select	D_{out}
0	D_{in_0}
1	D_{in_1}

(b)





Dr. Fazal Noorbasha

Construct CMOS complex logic circuit for given Boolean function $Y = (\overline{D + E + A})(B + C)$ and find an equivalent CMOS inverter circuit for simultaneous switching of all inputs, assuming that $(W/L)_p = 15$ for all pMOS transistors and $(W/L)_n = 10$ for all nMOS transistors.

$$\left(\frac{W}{L}\right)_{p,eq} = \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_D} + \frac{1}{\left(\frac{W}{L}\right)_E} + \frac{1}{\left(\frac{W}{L}\right)_A}} + \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_B} + \frac{1}{\left(\frac{W}{L}\right)_C}}$$

$$= \frac{1}{\frac{1}{15} + \frac{1}{15} + \frac{1}{15}} + \frac{1}{\frac{1}{15} + \frac{1}{15}} = 12.5$$

$$\left(\frac{W}{L}\right)_{n,eq} = \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_D} + \frac{1}{\left(\frac{W}{L}\right)_E} + \frac{1}{\left(\frac{W}{L}\right)_A}} + \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_B} + \frac{1}{\left(\frac{W}{L}\right)_C}}$$

$$= \frac{1}{\frac{1}{30} + \frac{1}{20}} = 12$$

Dr. Fazal Noorbasha

