

Unit 3

Combinational logic circuit.

①


Important Topic

1. What is Combinational Logic Circuit.
2. Comparator.
3. Encoder & Decoder.
4. Multiplexer & De-multiplexer.
5. Adder & full Adder.
6. Half Subtractor & full Subtractor.
7. Parity Generator.

Q. What is Combinational Logic Circuit?

↳ Combinational logic circuit is the device made from logic gates which only depends on the present input.

↳ The output is not stored anywhere.
As There is NO MEMORY.



↳ It do not depend upon the past output.

↳ Types of Combination logic circuit

- Half Adder
- full Adder
- Half Subtractor
- full Subtractor
- Encoder / Decoder
- Multiplexer / Demultiplexer


I. Half Adder:- 1 Bit Addition

→ Input :- 2 (A and B)

→ Output:- 2 (sum and carry)

→ Gates :- EX-OR, AND gate.


(a). Block Diagram.



(b) Truth Table:-


		sum	carry
A	B	$y = A \oplus B$	$y = AB$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(c) Logic gate Diagram.



(d) K' map for Both Output to get Boolean Expression.


K'map for sum .



Sum:-
Ans:- $\bar{A}B + A\bar{B}$

Carry:- AB

K'map for carry .



Full Adder :- 2 bit Addition.

Input :- 3 (A, B and C_{in})


Output :- 2 (Sum and Carry).

Total gates :- EX-OR - (1)


AND - (3)

OR - (1).

(a) Block Diagram :-




(b) Full Adder Using Half Adder :-



(c) Truth Table .

$\bar{A} \bar{B} \bar{C}_{in}$	A	B	C_{in}	Sum	Carry
0 0 0	0	0	0	0-0	0
0 0 1	0	0	1	0-1	0
0 1 0	0	1	0	1-2	0
0 1 1	0	1	1	0-3	1
1 0 0	1	0	0	1-4	0
1 0 1	1	0	1	0-5	1
1 1 0	1	1	0	0-6	1
1 1 1	1	1	1	1-7	1

(d) logic Diagram of full Adder:-



$$\text{Sum} :- \overline{AB}Cin + \overline{A}BC\overline{cin} + A\overline{B}\overline{Cin} + ABCin$$

$$\text{Carry} :- AB + BCin + ACin.$$

Note:- Find Boolean Expression for sum
and carry Using Kmap by
your own.

②

ENCODER .

→ It converts Decimal to Binary .

→ Input = 2^n Input Lines .

Output = n. Output Lines


→ 2:1 encoder

→ 4:2 Encoder

8:3 Encoder

16:4 Encoder .

Example :- 8:3 Encoder.



(a) Block Diagram:-


8 = Input

3 = Output .

?

$2^3 = 8$ (Input)

$2^3 = 8$ (Input -)
Output .



→ Use 2^n formula .

→ where 2^n = Input lines .

n = Output lines .

Take 4:2 and 16:4 encoders by your own.

(b) Truth Table of 8:3 Encoder.

A_0	A_1	A_2	A_3	A_4	A_5	A_6	A_7	Y_0	Y_1	Y_2	
0 = 0	0	0	0	0	0	0	0	0	0	0	20
1 = 0	1	0	0	0	0	0	0	0	0	1	21
2 = 0	0	0	1	0	0	0	0	0	1	0	2
3 = 0	0	0	0	1	0	0	0	0	1	1	3
4 = 0	0	0	0	0	1	0	0	1	0	0	4
5 = 0	0	0	0	0	0	1	0	1	0	1	5
6 = 0	0	0	0	0	0	0	1	1	1	0	6
7 = 0	0	0	0	0	0	0	0	1	1	1	7

(c) Boolean Expression.

$$Y_0 = A_4 + A_5 + A_6 + A_7$$

$$Y_1 = A_2 + A_3 + A_6 + A_7$$

$$Y_2 = A_1 + A_3 + A_5 + A_7$$

Note :-

Count No. of 1 in
 Y_0 , Y_1 & Y_2 .

Y_0 = 1's is generated
at 4th, 5th, 6th &
7th place.


i.e at Input side

8:3 A_4, A_5, A_6, A_7
are 1.

So do summation of
all Input.

(d) Logic Diagram.

$A_1 \quad A_2 \quad A_3 \quad A_4 \quad A_5 \quad A_6 \quad A_7$



Decoder .

→ Opposite of Encoder ,

→ Input = m^n

Output = 2^n

→ 1:2 Decoder

1 = Input & 2 = Output .

→ 2:4 Decoder

2 = Input & 4 = Output


3:8 Decoder

3 = Input & 8 = Output .

4:16 Decoder .

4 = Input & 16 = Output .

(a) Block Diagram 3 To 8 Decoder .



(b) Truth Table :-

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

The Input and output of Decoder is
Opposite of encoder truth table .

(C) Boolean Expression :

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_2 = \bar{A} B \bar{C}$$

$$D_3 = \bar{A} B C$$


$$D_4 = A \bar{B} \bar{C}$$

$$D_5 = A \bar{B} C$$

$$D_6 = A B \bar{C}$$

$$D_7 = A B C$$

(D) logic Diagram :-



Note :- Try 4:16 Decoder by your
Own.

(3)

Multiplexers :- Many Input & One Output

→ It can take number of Input and gives a single output.

→ Select lines are used which will select which input line will be using multiplexers.

→ 2:1 2

4:1 multiplexer,

8:1 where, 2, 4, 8 and 16 = Input .

16:1

→ According to Input, select lines are taken.

Eg:- 4:1 multiplexers

4 = Input .

1 = Output .

Select lines = ?


Then ?

$$\frac{2}{2} = 4.$$

$$\frac{2}{2} = 4.$$

Select lines .

(a) 4:1 Multiplexers .



2^n = Input .

n = Select lines .

(b) Truth Table of 4:1 Multiplexer.


S_1	S_0	Y
0 = 0	0	A
1 = 0	1	B
2 = 1	0	C
3 = 1	1	D

(c) Boolean Expression.

$$Y = A \bar{S}_1 \bar{S}_0 + \bar{S}_1 S_0 B + C S_1 \bar{S}_0 + S_1 S_0 D$$

$$= \bar{S}_1 \bar{S}_0 A + \bar{S}_1 S_0 B + S_1 \bar{S}_0 C + S_1 S_0 D$$

(d) logic Diagram.



Note:- Try 8:1 mux By yourself.

- Opposite of Multiplexer

Demultiplexer.

↳ 1 input and many output.

↳ Input = A .

↳ Select.

Output = 2^n

Select lines = n .

→ 1:2 } Demultiplexers

1:4


1:8

1:16

→ Select lines will select the output

→ Example (1:4)

(a) 1:4 Demultiplexer :- Block diagram



?

2 = 4 (output)

2 = 4 (output)

↳ Select lines.

(b) Truth Table of 1:4 Demux.

S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	0	A	0	0	0
0	1	0	A	0	0
1	0	0	0	A	0
1	1	0	0	0	A

(c) Boolean Expression :-


$$Y_0 = \overline{S_0} \overline{S_1} \cdot A = \overline{S_1} S_0 A$$

$$Y_1 = \overline{S_0} S_1 \cdot A = \overline{S_1} S_0 A$$

$$Y_2 = S_0 \overline{S_1} \cdot A = S_1 \overline{S_0} A$$

$$Y_3 = S_0 S_1 \cdot A = S_1 S_0 A$$

(d) logic Diagram



Note:- Draw 1:8 Demux By your Own.

Comparator

↳ It compares the two input either it is greater, smaller or equal.


↳ Used in CPU and micro-Controller.

↳ Also called as Magnitude Comparator.

↳ 1 bit, 2 bit and 40 bit magnitude comp-

↳ X-NOR is a basic Comparator

(a) 1-bit magnitude Comparator



(b) Truth Table


A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

(c) Boolean Expression


$$A \geq B = \overline{A} \overline{B} + AB$$

$$A > B = A \overline{B}$$

$$A < B = \overline{A} B$$



2 Bit Magnitude Comparator



Truth Table


A_0	A_1	B_0	B_1	$A > B$	$A = B$	$A < B$
0 = 0	0	0 = 0	0	0 = 0	1	0 = 0
0 = 0	0	1 = 0	1	0 < 0	0	1 > 0
0 = 0	0	2 = 1	0	0 > 0	0	1 < 2
0 = 0	0	3 = 1	1	0	0	1 < 3
1 = 0	1	0 = 0	0	1	0	0 > 1
1 = 0	1	1 = 0	1	0	1	0 < 1
1 = 0	1	2 = 1	0	0	0	1 > 2
1 = 0	1	3 = 1	1	0	0	1 < 3
2 = 1	0	0 = 0	0	1	0	0 > 2
2 = 1	0	1 = 0	1	1	0	0 < 1
2 = 1	0	2 = 1	0	0	1	0 > 2
2 = 1	0	3 = 1	1	0	0	1 < 3
3 = 1	1	0 = 0	0	1	0	0 > 3
3 = 1	1	1 = 0	1	1	0	0 < 1
3 = 1	1	2 = 1	0	1	0	0 > 2
3 = 1	1	3 = 1	1	0	1	0 < 3

$$A > B = \overline{A}_0 A_1 \overline{B}_0 \overline{B}_1 + A_0 \overline{A}_1 B_0 B_1 + A_0 A_1 B_0 \overline{B}_1 + A_0 A_1 B_0 B_1 + A_0 A_1 B_0 B_1$$

$$A = B = \dots + A_0 A_1 B_0 B_1$$

$$A < B = \dots$$

Logic diagram of 2-bit magnitude Comparator.



Parity Generator

→ Ex-OR is used for error-Detection and correction codes.

→ When any Binary Data is transmitted,
Eg:- 11011 then after receiving the same
data might change the bits from
 $11011 \xrightarrow{\text{to}} 11010$.
I got changed to 0.

Sender Receiver

= 10011 10010.

last bit got changed from 1 \rightarrow 0.
This is said as error.

= To Detect the error, One additional bit is added to the data before sending that is called as parity Bit.

= parity Bit checks Single bit error.

= Parity Generator = It generates parity Bit at transmitted.

= parity checker = It checks the parity in the receiver.

= Even parity = No. of 1's is even in data


= Odd parity = No. of 1's is odd in data.

If even data is received at odd parity = Error.


If in even parity checker, the Received data is having odd parity then there is error.

(5)


(a) Even parity generator




(b) Odd parity generator




(c) Even parity checker:- (Receiver)



(d) odd parity checker





Truth Table :-

Summation of 1's at A \rightarrow H. Even	Input .		Output .	
	Even	Odd	Even	Odd
A	1	0	1	0
odd	1	0	0	1
even	0	1	0	1
Odd	0	1	1	0
x	1	1	0	0
x	0	0	1	1

$= \oplus =$