

CS & IT ENGINEERING

Computer Organization Architecture

Memory Organization

DPP 01 Discussion Notes

By-Dr.Astha Singh



#Q. The memory cycle time of a memory is 500nsec. The maximum rate with which the memory can be accessed?

Note: Consider memory as byte addressable.

A 500 Bytes / Sec

B 2000 Bytes / Sec

C 2 Mbytes / Sec

D 2 GBytes / Sec

In 500 nano second 1 data - accessed from memory = 1 byte
In 1 second ————— 1 byte / 500 = 0.002 byte
→ 2 Mega

#Q. The address bus width of a memory of size 4096×8 bits is 12 bits?

$$\begin{aligned}\text{No. of cells in Memory} &= 4096 = 2^{12} \\ \text{address size for Memory} &= 12 \text{ bits}\end{aligned}$$

#Q. Consider a byte addressable memory which has 0.2GBPS writing rate. The memory access time is 5 nanoseconds?

for 0.2 GB — 1 second

$$\begin{aligned} \text{1 byte data time Taken} &= 1 / 0.2 \\ &= 5 \text{ nano} \\ &\quad \underline{\underline{\text{Seconds}}} \end{aligned}$$

#Q. Consider a word addressable memory of total capacity of 4GB. The memory is accessed using a minimum of 29 bits address bus. The word size per address in this memory is 8 bytes?

$$\begin{aligned} 4 \text{ GB} &= 2^{29} / \text{Word Size} \\ &= 4 \text{ G} \times 2^9 \\ &= 2^{32} / 2^{29} \text{ bytes} \\ &= 2^3 \text{ bytes} \\ &\Rightarrow \underline{\underline{8 \text{ bytes}}} \end{aligned}$$

#Q. Consider a memory with maximum size of X bytes. Memory is word addressable with word size of W bytes. The size of the address bus of the processor is at least ____ bits?

$$\text{No of Cell in Memory} = \frac{\text{Total Capacity}}{\text{Word size}}$$

A $\log_2(X/W)$

B $2^{(X/W)}$

C X/W

D $\log_2(X)$

word size
 X/W

$$\text{Address size of Memory } \log_2(X/W)$$

#Q. A DRAM chip of $64\text{M} \times 16$ bits has 128K rows of cells with y cells in each row. If DRAM takes x -ns for 1 refresh then total refresh time of the DRAM is _____ Microseconds, if $x = 2 * \log_2 y$?

A 1200

C 3202

B 2304

D 5444



N. of Row cell \times

1 Refresh time

$128\text{K} \times 18$

$= 2304$

2304

#Q. A 32-bits wide main memory unit with a capacity of 16GB is built using 128M×8-bits RAM chips. If there are x-horizontal arrangements of chips are there, with y number of chips in each horizontal arrangement then the value of 10x+y is?

$$\rightarrow 16 \text{ GB} / 4 \text{ bytes} = 4 \text{ G}$$

$$\text{memory} \rightarrow 4 \text{ G} \times 4 \text{ bytes}$$

$$1 \text{ chip capacity} = 128 \text{ M} \times 8 = 128 \times 1 \text{ bytes}$$

$$\text{No. of chip required} = \frac{\text{Total capacity}}{1 \text{ chip}} \\ = \frac{(4 \text{ G} \times 4)}{(128 \text{ M} \times 1)}$$

$$=$$

$$10x + y = 10 \times 32 + 4 \\ = \boxed{324}$$



THANK - YOU

