CS & IT
ENGINEERING

Computer Organization
Architecture

Memory Organization



DPP 01 Discussion Notes

[MCQ]



#Q. The memory cycle time of a memory is 500nsec. The maximum rate with which the memory can be accessed?

Note: Consider memory as byte addressable.

B 2000 Bytes / Sec

C 2 Mbytes / Sec

D 2 GBytes / Sec

In 5 to nano second ? data - accessed from memory = 1 byte

In 1 Second byte | 500. = 0.02 byte

The second byte | 500. = 0.02 byte



#Q. The address bus width of a memory of size 4096×8 bits is ____ bits?

No. exceus in Memory = 4096 = 2¹² address siz e for Memory = (2 bits)



Consider a byte addressable memory which has 0.2GBPS writing rate. The #Q. memory access time is <u>nanoseconds?</u>

cess time is nanoseconas.

for 0. 2 GB — Iseconds

Ibya dara time Takin = 1/6.2

Seconds

Seconds



#Q. Consider a word addressable memory of total capacity of 4GB. The memory is accessed using a minimum of 29 bits address bus. The word size per address in this memory is ____ bytes?

[MCQ]



#Q. Consider a memory with maximum size of X bytes. Memory is word addressable with word size of W bytes. The size of the address bus of the processor is at least ____ bits?



Address Sze of Memory 10 ge (x)

[MCQ]



#Q. A DRAM chip of $64M \times 16$ bits has 128K rows of cells with y cells in each row. If DRAM takes x-ns for 1 refresh then total refresh time of the DRAM is _____ Microseconds, if $x = 2 * \log_2 y$?

A 1200

C 3202

2304

D 5444

Nof Row Cell &

1 Refustine 128 K X 18

-2300



#Q. A 32-bits wide main memory unit with a capacity of 16GB is built using 128M×8-bits RAM chips. If there are x-horizontal arrangements of chips are there, with y number of chips in each horizontal arrangement then the value of 10x+y is?

10 hty = 10×32 ty -) 16 Cr B/4 byres = 4 Cr memory -> uaxubyres 1 chip Capacy = 128 MX8= 128X1by15 No of chip requed = Total capacy / 1 chip

(4CX4) / 128m X /



THANK - YOU