CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

CACHE Organization

By- Vishvadeep Gothi sir

Lecture No.- 01

Recap of Previous Lecture







Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh

Topics to be Covered







GATE-2018



#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 2¹⁴. The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is _____?

Total	R/w	
Reffiesh		
	2 msec	

% of time Remaining =
$$\frac{2-0.8}{2}$$
 * 100%.
For Read write $\frac{2-0.8}{2}$

$$=\frac{2-0.8192}{2}*100%$$





#Q. A DRAM chip of $256R \times 8$ bits has x rows of cells with y cells in each row? If DRAM takes 20ns for 1 refresh and 2.56 milliseconds for entire chip refresh then the value of x y is ____?

2.56 ms =
$$x * 200$$

$$x = \frac{2.56 * 10^{-3} \text{ sec}}{20 * 10^{-9} \text{ sec}}$$

$$= 0.128 * 16^{6}$$

$$= 128 * 10^{3}$$

$$= 128 * 10^{3}$$

$$128k * J = 256k$$
 $y = 2$





Topic: Associative Memory



sin this cells do not have addresses

Known as content addressable memory also





comparison in each cell is done in parallel because each cell has it's own comparison H/w.

I mem becomes faster but expensive

=) Associative mem. is faster & more expensive as Compared to SRAM.

=> Associative mem. is used for implementing cache, TLB.


translation bookaside buffer



Topic: Locality of Reference



If CPU has requested one address for memory access, then that particular address or near by addresses will be accessed soon.





Topic: Locality of Reference




Types:

- 1. Spatial (according to space) = if CPU refers near by addresses soon.
- 2. Temporal (according to time) => -11 ____ same address soon.



Topic: Cache Memory






access time.



Topic: Cache Memory



Use of cache reduces average mem. access time.





Topic: Working of Cache Memory



- 1. Cache Hit => when CPU's demanded content is present in cache.
- 3. Hit Ratio

when there is a miss in Carhe (memory read), then

demanded Content is sent to CPU from main memory and

in parallel to that a block (to which missed content belongs)

is copied to cache.

while bringing missed block from mm to cache, if Cache does not have empty space then an existing block from cache is replaced.



Topic: Average Memory Access Time



....1

Tang =
$$0.8 * 20 + (1-0.8) * 100$$

= $16 + 20$
= 36 nsec

Avg mem.
$$access = \frac{7200 \, \text{ns}}{200 \, \text{ns}} = 36 \, \text{ns}$$

$$= \frac{160 \times 20}{200} + \frac{40 \times 106}{200}$$




Topic: Types of Cache Accesses



Simultaneous Access: (Parellel access)

Request for cache and main-memory are generated simultaneously






Topic: Types of Cache Accesses



Hierarchical Access: (Serial access)

Only cache is accessed first





2 mins Summary



Topic

Associative Memory

Topic

Locality of Reference

Topic

Cache Memory





Happy Learning THANK - YOU