CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Cache Organization



Lecture No.- 07

Recap of Previous Lecture









Direct Mapping Topic

Set Associative Mapping Topic

Topics to be Covered









Topic

Fully Associative Mapping

Topic

Set Associative Mapping


mm add.



Topic: Checking Hit/Miss in Set Associative Mapping



mm add.





Topic: Calculating CM Set Number from MM Address



If mm add given in binary => Tay set no. byte

Convert mm block
no.

If mm add. given in decimal =)

mm block no. = [mm add.] block size | Tag = [mm block no

cm set no. = mm block r

byte = mm add. % block size | Set no. = mm block r

Tag = [mm block no./no. of sets in cm]

cm

set no. = mm block no. % no. of sets in cm

[MCQ]

=> 224B => mm add == 24 bi


A computer system with a word length of 32 bits has a 16 MB byte- addressable main #Q. memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation.

A1 = 0x42C8A4

11001000 => set no. (8)10 01101000 => set no. (40)10

A2 = 0x546888


A3 = 0x6A289C




A4 = 0x5E4880


Which one of the following is TRUE?

A1 and A4 are mapped to different cache sets.



- A3 and A4 are mapped to the same cache set.
- A1 and A3 are mapped to the same cache set.








Topic: Fully Associative Mapping




mm add.




$$2-\omega = \frac{128}{2} = 64$$

$$mm \text{ add}$$

mm add.




$$\frac{4-\omega_{ouy}}{1}$$
:-
 $\frac{4-\omega_{ouy}}{1}$:-
 $\frac{128}{4} = 32$





Topic: Fully Associative Mapping





all cm blocks are organized under single sel.

Tag directory Size = no. of blocks in cache * (Tag + extra bits)

block size = 8 bytes = 2 Tag byte

mm add. = 18 bits

3 bits

fully associative

Tag directory Size = 2 * 15 bits

no of blocks $3n cm = \frac{1kB}{8B}$ $=\frac{2^{10}}{2^{3}}=2^{7}$

Question



Cache Size =
$$16MB$$


MM address = 40 bits

Block size = 64 bytes $= 2^6 B$

no. of blocks in cm =
$$\frac{16MB}{64B} = \frac{24}{26} = \frac{18}{2}$$

no. of sets in cm =
$$\frac{2^{18}}{4} = 2^{16}$$

Calculate index, tag, tag directory size for direct, 4-way set associative and fully associative mappings?



	Direct	4-way set ass.	fully
Index	18 bits	16 bits	0
Tag	16 bits	18 bits	34 bits
Tag directory	28 * 16 bits	2 * 18 bits	218 * 34 bits
0			



Topic: Cache Mappings



	Index	Tag and tag directory Size
Minimum	Fully ass.	Direct
Maximum	Direct mapping	Fully

Ques) consider a fully associative cache with no of block is cache 2^{12} . The main mem. Contains 2^{24} no of blocks. The tag directory Size required in cache &

501

mm add.

Tag byte

mm add.

mm block no. byte -24 for fully ass. mapping mm block no. itself is Tag.


Tag directory size = 212 * 24 bits



Topic: Block Replacement



Direct mapping:



block 1

Direct mapping => no any replacement policy needed

Set ass. & => Replacement policy needed

fully ass.


Replacement policy:
LRU (Least Recently Used) is implemented.

Il Replace block which has not been used since longest period of time.

[MCQ]




#Q. Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is:







3



$$8\%2 = 0$$
 $12\%2 = 0$
 $0\%2 = 0$

[MCQ]




#Q. Consider a Direct Mapped Cache with 8 cache blocks (numbered 0-7). If the memory block requests are in the following order

3,5,2,8,8,8,83,9,16,20,17,25,18,30,24,2,63,8,82,17,24.

Which of the following memory blocks will not be in the cache at the end of

cm

the sequence?



0	Ø16-24
r	817 25 17
2	×8282
3	3
4	20
5	5
6	30
Ŧ	63



#Q. Consider a 4-way set associative cache (initially empty) with total 16 cache blocks. The main memory consists of 256 block and the request for memory blocks is in the following order:

0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155

Which one of the following memory block will not be in cache if LRU replacement policy is used?

A

B {

C 129

D

216



#Q. Consider a fully associative cache with 8 cache blocks (numbered 0−7) and the following sequence of memory block requests:

If LRU replacement policy is used, which cache block will have memory block 7?

A

В

C

D

7



2 mins Summary



Topic

Set Associative Mapping

Topic

Fully Associative Mapping





Happy Learning THANK - YOU