CS & IT

ENGINEERING

Computer Organization
Architecture

Basic Of COA

Physes Wallah By- Devvrat sir

DPP- 01 Discussion Notes

[MCQ]



#Q. In a microprocessor, the register which holds address of the next instruction to be fetched?





Program Counter



Stack Pointer



Instruction Register





#Q. The following register holds the instruction before it goes for decode?






Accumulator



Address Register




Instruction Register







#Q. Which of the following 2 registers are used to access the memory?














#Q. In a CPU which of the following pair of registers should have same capacity of storage?

A Instruction Register and Program counter

Address Register and Program counter

Program counter and Stack Pointer

Address register and Data register



[MCQ]



#Q. Which is not a CPU architecture?

A Single Accumulator architecture

B General Register architecture

Base Register architecture

D Stack architecture

CPU Arch. are.

O Single Acc. Arch.

2) Stack Arch.

(3) General Reg. Arch.

[MCQ]





#Q. Which of the following is included in the architecture of computer?

1.Addressing Modes, Design of CPU

2.Instruction Set, Data Format

3.Secondary Memory, Operating System

Arching Computer

a Addressing moder Supported

(2) Retailed CPU Rosign

(3) Instructions ed.

1, 2 and 3 Porta format

A 1 and 2

В


2 and 3

C

1 and 3



AMRECO



- 1. A computer will have a multiply instruction
- 2. Multiply instruction will be implemented by a special division unit

Which of the following is correct?




- Both 1 and 2 are not organizational issues.
- 1 is an architectural design issue while 2 is an organizational issue.
 - 1 is an organizational issue while 2 is an architectural design issue.







#Q. A CPU has 24-bits instruction. A program starts at address 600 (in decimal).
Which of the following is a legal program counter value?






mxco

#Q. Consider a computer which has 2-word instructions. 1 word size is 2 bytes. In main memory an instruction is stored at location 628 (decimal). The decimal value of PC when this instruction will be execution in CPU?







[NAT]



#Q. Consider the following program segment. Here R1, R2 and R3 are the general-purpose register. Assume that the content of memory location 3000 is 50 and location 2000 is 25. Content of register R2 is 12. All numbers are in decimal. After the execution of this program the value of memory location 2000 is?

Instructions	Operations
MOV R1, #15	R1 ← #15
MOV (2000), R1	M[2000] ← R1
ADD R2, (2000)	R2 ← R2 + M[2000]
MOV(3000), R2	M[3000] ← R2
MOV R3, R1	R3 ← R1
ADD R3, (3000)	R3 ← R3 + M[3000]
MOV (2000), R3	M[2000]← R3
HALT	Stop

R2 [12] 12+15= 27



RI 15 RICH#15

R3 [17] R3 L R1

R3 L R3 + m[3000]

= 15+27

= 42

3000 56 27 M[3000] = Rz






#Q. Consider the following program segment. Here R1 and R2 are the general-purpose register. Assume that the content of memory location 3000 is 27 and location 2000 is 13. Content of register R2 is 10. All numbers are in decimal. After the execution of this program the value of R2 is?

	4		1
1	11	7	
	١.,	1	

	Instructions	Operations
	MOV R1, #7	R1 ← #7>
X: DEC R1	DEC R1	R1 ← R1 – 1 —
	JNZ Y	Jump to Y on Non-Zero
	ADD R2, (3000)	R2← R2 + M[3000]
	JMP Z	Jump to Z
Y: ADD R2, (2000) JMP X	R2 ← R2 + M[2000]	
	JMP X	Jump to X
Z:	HALT	Stop



R26-R2+m[8000]

PW



THANK - YOU