# CS & IT ENGINERING Computer Organization Architecture **Instruction and Addressing Modes**

Physics Wallah By- Devvrat Tyagi sir

#### NAT



#Q. A relative branch mode type instruction is stored in memory starting from address 240. The branch is made to an address 140. What should be the value of relative address field of the instruction, if each instruction is stored on 2 memory locations? + [02]

Note: All numbers are in decimal

te: All numbers are in decimal

$$EA = P(+ velotive Adds. field)$$

$$|40 = 242 + 8Af$$

$$8Af = |40 - 242|$$

$$= (-102)$$



Ansia)



oflow



m(x) <-- m(x) + m(x)

- #Q. Consider the following:
  - 1. Operation code opto de
  - 2. Source operand reference
  - 3 Result operand reference
  - 4. Next instruction reference



Which of the above are typical elements of machine instructions?

\ A

1, 2 and 3 only

В

1, 2 and 4 only

C

3 and 4 only

D

1, 2, 3 and 4

#### [MCQ]




#Q. Which addressing mode helps to access table data in memory efficiently?





B Immediate mode


Ansker

- Auto-increment or Auto-decrement mode
- Index mode











- #Q. An addressing mode in which the location of the data is contained within the mnemonic, is known as?

  Used in computer to define or specify a computing funtion.
- Register addressing mode Direct addressing mode

Used in computing to poovide user with a means to quickly accent function.

## [MCQ]



(Anx[c])


#Q. The addressing modes used for source operand in the following instructions are respectively?

R1 ← #5 Immediate

R1 ← M[5000] Airect Memory Accen

 $R1 \leftarrow M[R2]$ 

- A Implied, direct, register
- B Implied, direct, register indirect
- Immediate, direct, register indirect
  - Immediate, direct, register



## [NAT]




#Q. Consider a PC-relative mode type branch instruction which takes branch on address 720 in memory. The instruction has offset value 160. What is the starting address of this instruction in memory, if each instruction is stored

Note: All numbers are in decimal

in memory on 4 locations?

affret value = 160 EA = PC+ offret 720 = PC+ 160





An esa?

#Q. Consider the system in which in fetch cycle complete instruction is fetched. Which of the following addressing modes do(es) not require memory access for operand after fetch cycle?
















# THANK - YOU