




## DIGITAL LOGIC

Sequential Circuit

Dpp 02 Discussion










In the above J-K flip-flop,  $J = \overline{Q}$  and K = 1. Assume that the flip-flop was initially cleared and then clocked for 6 pulses. What is the sequence at the Q output?

- A. 010000
- B. 011001
- c. 010010
- 010101




$$0 \rightarrow \overline{1} \rightarrow 0 \rightarrow \overline{1} \rightarrow 0 \rightarrow \overline{1} \rightarrow 0$$

Q.2

Consider the given circuit. In this circuit, the race around




does not occur.












A sequential circuit using D Flip-Flop and logic gates is shown in figure, where X and Y are the inputs and Z is the output. The circuit is






$$D = \bar{x} g_n + y \bar{g}_n$$

$$Q_{n+1} = 12$$

A. S-R Flip-Flop with inputs X = R and Y = S.

S-R Flip-Flop with inputs 
$$X = S$$
 and  $Y = R$ .



D. J-K Flip-Flop with inputs X = K and Y = J.


Q.4

The frequency of the clock signal applied to the negative going edge triggered JK flip flop shown below is 5 kHz. What is frequency of signal available at Q?



2.5 kHz


- B. 5 kHz
- C. 10 kHz
- D. 1.25 kHz




Q.5

The RS flip flop is modified so as to realize a flip flop with single input P. The characteristic equation of a new flip-flop will be







- B.  $Q(t+1) = \overline{P \oplus Q}$
- Q(t+1) = P + Q
- D. Q(t+1)=P




Q<sub>n+1</sub> st RQ<sub>n</sub> 
$$S = P \oplus Q_n$$
  
=  $(P \oplus Q_n) + (P \oplus Q_n) Q_n$   $\overline{R} = P \oplus Q_n$   
=  $P \oplus Q_n + [P \oplus Q_n] = P \oplus Q_n$   
=  $P \oplus Q_n + [P \oplus Q_n] = P \oplus Q_n$ 









- B. 011001
- 010010
- 0.010101

