CS & IT



ENGINEERING





Lecture No. 1



By- CHANDAN SIR

Recap of Previous Lecture









Sequential Circuit

Asynchronous Counter-

Topics to be Covered










Sequential Circuit

Questions Practice

(MCQ)

Consider the following counter as shown below is needed to divide the 30 Hz line frequency down to 1 Hz. \overline{Q} output is used in input of gate. Required logic gate for this counter is,





- -input OR-gate
- 3-input NAND-gate
- 4-input NAND-gate
- 4-input NOR-gate



$$fout = \frac{fin}{M}$$


$$M = \frac{\text{fout}}{\text{fout}} = \frac{30 \, \text{Hz}}{1 \, \text{Hz}} = 30$$





(MCQ)


#Q. Consider the following counter as shown below is needed to divide the 30 Hz line frequency down to 1 Hz. Q output is used in input of gate. Required logic gate for this counter is




- A 3-input OR-gate
- B 3-input NOR-gate
- C 4input NAND-gate
- D 4-input OR gate



MOD-30 Down Ripple counter











Active Low



Bubbled NAND = OR

Counter circuit as shown in figure given below, if all the FFs outputs(Q) are connected as the inputs of the NAND-gate with Q_2 , Q_1 and Q_0 HIGH and rest are LOW. Clr pin is synchronous with clock, then the ripple counter works as



- mod-20 Up counter
- mod-11 Up counter
- mod-11 Down counter
- mod-12 Up counter





Willichauson Clook O T 0 T 1

0-10

MOD-11 UP

atake at which Reset/Preset

Occure do nt count.


Synchronous Reset/Preset

state at which Reset/Preset occure we have to count.

(0-) 11) -> MOD-15 UP

(MCQ)

#Q. The counter shown in figure is built with 4-toggled FFs. The FFs can be set asynchronous clear when R = 0. The logic required to realize a modulo-14 counter is



$$A Y = \overline{Q}_4 + \overline{Q}_3 + \overline{Q}_2 + Q_1$$

$$\mathbf{B} \quad \mathbf{Y} = \mathbf{Q}_4 \; \mathbf{Q}_3 \; \mathbf{Q}_2 \; \overline{\mathbf{Q}}_1$$


$$C Y = Q_4 + Q_3 + Q_2 + \overline{Q}_1$$

$$\mathbf{D} \quad \mathbf{Y} = \overline{\mathbf{Q}}_4 \ \overline{\mathbf{Q}}_3 \ \overline{\mathbf{Q}}_2 \ \mathbf{Q}_1$$




MOD-14 UP

cir = 1 1 0




Active high



$$R = 93.02.9.90$$
 $= 93.02.9.90$

(NAT)

#Q. Consider an asynchronous counter design as shown below. Assume Q₀ is the output of LSB FFs and Q₅ is the output of MSB FF and all J, K inputs are logically at '1'. Clr pin is synchronous, the mod number 'N' for this given counter is _____.





$$Clr = Q_5 \overline{Q}_4 Q_3 Q_2 \overline{Q}_1 Q_0$$

$$1 0 1 1 0 1 \longrightarrow (45)$$

Asynchronous Reset

0-44

MOD= 95 UP

synchronous Ruset

0 - 45


MOD=46 UP

(MCQ)


#Q. Assuming all J = K = 1 in the counter shown below, find the counting sequence



- B 111to 000
- C 100 to 000
- D 000 to 110




A flip flop with active low preset and clear, a 3×8 decoder and a up/down counter, are interconnected as shown below. Assume initially $Q_2 = Q_1 = Q_0 = 0$. The counter outputs in decimal for 12 clock pulses, will be



	Q ₂	Q,	Qo
0	0	0	0
1	0	0	1
2	0	L	0
3	0	T	1
9	1	0	0
5	1	0	1
6	1	0	0
7	D	L	1
8	0	1	0
9	0	0	1
10	0	0	0
1)	0	0	1
12			



The circuit shown below, is a 3 -bit ripple counter with A as MSB. The flip flops in the circuit, are rising edge triggered. The counting direction is




- always down
- up or down depending on initial state of C
- up or down depending on initial state of C, B and A.

Pw


A circuit for truncated ripple counter together with a reset function labelled y, is shown below

The reset function y can be expressed as



$$\mathbf{B} \quad \mathbf{y} = \mathbf{Q}_3 + \mathbf{Q}_2 \mathbf{Q}_1$$

$$y = \overline{Q_3 + Q_2 Q_1}$$




110

011

001


In the figure shown below, initially ABC = 000. After three clock pulses, the state ABC will be





A sequential circuit is as given below has total 20 FFs connected. If input clock frequency is 128 MHz, at output of 16th FF frequency of the waveform will be:

- A 8 MHz
- B 12.8 MHz
- C 1.95 KHz.
- D 4 MHz



$$f_{0} = \frac{fin}{210} = \frac{128 \times 10^6 \text{ Hz}}{210} = \frac{128 \times 10^6 \text{ Hz}}{29} = \frac{1000 \text{ kHz}}{512}$$

$$= \frac{1000 \text{ kHz}}{512}$$



NOTE

$$freq \rightarrow K \rightarrow 10^3 = 1000$$

In Binory
$$K = 2^{10} = 1024$$
(bit)


Question (MCQ)

Pw

A sequential circuit is as given below:

Both the FFs are at reset state initially, then MOD-no. of the counter is

- A MOD-4 counter
- B MOD-3 counter
- C MOD-2 counter
- D None of these







Sequential Circuit





