CS&IT
ENGINEERING

Computer Organization
Architecture

**Cache Organization** 




**DPP-02 Discussion Notes** 

# [MCQ]



#Q. Consider a 512KB direct mapped cache with block size of 32 bytes. The main memory address is of 34-bits. The size of index and tag in bits are?



Block Size = 32 byers = 25 byers no. ef 5 bits



M0.04 block in Cache = 512 KB |32 KB = 16 KB  $= 2^{14}$ 



#Q. Consider a direct mapped cache of size 256MB. Cache controller maintains 8-bits tag for each block in cache. The maximum size of main memory (byte addressable) supported in the system is <a href="C">C<Y</a> GB?



enu Main Memory address.

8+28 = 36 buis

Main Memory Size = 2

= (493)

#### [NAT]




#Q. The size of memory required at cache controller to store metadata is 2KBytes. The metadata includes tag bits, 1 modified bit and 1 valid bit. The cache contains 1K blocks of 16bytes each and organized as direct mapped. The size of main memory is \_\_\_ Mbytes?



### [NAT]



#Q. Consider a direct mapped cache of size 256KB. The CPU generates x- bit addresses. The number of tag bits in main memory address are 14 bits then value of x is \_\_\_\_\_?



## [MCQ]



- #Q. Assume a computer has 32-bit addresses. Each block stores 64 bytes. A direct-mapped cache has 512 blocks. Match the block (line) of the cache (in decimal) we look for each of the given hexadecimal addresses in the table?
- A 1A2BC012: 256, FFFF00FF: 3, 12345678: 345, C109D532: 340
- B 1A2BC012: 512, FFFF00FF: 7, 12345678: 243, C109D532: 320
- 1A2BC012: 128, FFFF00FF: 5, 12345678: 345, C109D532: 420
- D 1A2BC012: 255, FFFF00FF: 1, 12345678: 247, C109D532: 240

# Tag Block Byre 17 9 6.



No ofpocic

64=26 6bil

= 2 12

- 2

$$=2(340)10.$$

#### [NAT]



#Q. Consider a cache with 2<sup>13</sup> blocks of size 32Bytes each. The CPU generates addresses of 32-bits. The cache controller stores 1 valid bit, 1 modified bit and tag-bits for each metadata entry. The cache controller has a maximum memory of 18Kbytes to store the metadata. The cache is organized as k-way set associative. Maximum value of k to utilize the cache controller memory in optimized manner is \_\_\_\_?

32 byrus = 25.



Tag duectory Size = Moof block x ( (Tag but + emnet)

18 k byre = 213 x (Tag +1+1) ber-See-offen-18 K X 8 = 2 13 X ( Tag + 1 + 1 ) but no 'of bel' 32-(16+5) = 11 bu 18 = tag f 2 tay ser f byre 21 = 213 ( Tag = 16



#Q. Consider a direct mapped write back data cache of size 2KB with the block size of 128 bytes. The cache is considered to be empty initially. The byte addressable main memory has size 1Mbytes. Further consider that there is an array A[35][20] with each element occupies 4 bytes. The base address of array is (1A300)16. The array is accessed 3 times. And between the accesses, there is no any data cache changes happen. Hit ratio (correct upto 1 decimal place) of cache for this array access is \_\_\_\_%?

Array S3e 35 x 26 = 700 element - = 2850 bytes



Second Referce 2) 22-16= 6blod(

To be no of ber = 678 + 688 +

Hithanio 2054/ 2100 => 2054 =- 0.97 =- 0.97



# THANK - YOU