## CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

**Cache Organization** 



Lecture No.- 06

#### **Recap of Previous Lecture**









Topic Cache Mapping

Topic Direct Mapping

Topic Tag & Index

### **Topics to be Covered**










Topic Direct Mapping

Set Associative Mapping

Topic

Topic

**Fully Associative Mapping** 





#Q. Blocks in Main memory =  $2^{23}$ Blocks in Cache memory =  $2^{16}$ 

Block Size: 64 Bytes = 
$$2^6 B$$

Direct Mapping

mm size = 
$$2^{23} \times 2^6 B = 2^{29} B$$
  
mm add = 29 bits

No. of bits required for Byte Offset = ? 6 bits

No of bits required for main memory address =? 29 576

Tag-bits = 
$$? 7$$

```
[NAT]
```

32-bit architecture CPU #Q.

Main Memory Size = 
$$\frac{4GB}{2}$$
 =  $2^{37}B$  = add. =  $32$  bits

Cache Size = 
$$256KB = 2^{18}B$$

Direct Mapping

No. of bits required for Byte Offset = ? 6

No of bits required for main memory address = ? 32

No of bits required for main memory block no. = ?26 bits



#### **Topic: Calculating CM Block Number from MM Address**



both addresses map to same cm block.

$$x = 21 \% 4 = 1$$

$$x = 21 \% 4 = 1$$

$$x = 2$$

$$x = 2$$

$$(101)_{2} \Rightarrow (5)_{10}$$
  $y = |21/4| = 5$ 

$$(01)_2 = (1)_{10}$$

mm add.

mm blockno. byte 3


block size = 8 bytes = 23 => byte no = 3 bits

byte no. = (mm add.) % block size

mm block no. = (mm add.) / block size

mm block no. byte

Tag cm
block no. byte




add = 
$$(5623)_{10}$$
 => mm block no =  $\left|\frac{5623}{16}\right|$  = 351  
byte no. =  $5623$ % 16 = 7



#### Topic: Checking Hit/Miss in Direct Mapped Cache



mm add.



#### [MCQ]



#Q. Consider a <u>64 bytes</u> direct mapped cache with a block size of <u>16 bytes</u> Main memory size is <u>256bytes</u>. Currently in the cache, the blocks are having tags

as follows: Block Tag mm and = 8

	BIOCK	ıag	, ,	All qua.	_ 0 0	,, 00	
0	00	10	2		8		
Í	01	01	>1	Tag	block	byte	
2	10	11 -	3	2	2_	4	
3	11	01	≥1	•	692	64 = 6	>

Identify the correct statement with respect to the availability of the main memory data into cache?

- a) Main memory byte number 243 present in cache
- Main memory byte number 143 present in cache
  - c) Main memory byte number 43 present in cache
  - Main memory byte number 119 present in cache

(c) mm block no = 
$$\frac{43}{16}$$
 = 2

cm block no =  $\frac{2}{9}$  4 = 2

cm block no =  $\frac{2}{9}$  4 = 2

cm block no =  $\frac{2}{9}$  4 =  $\frac{2}{9}$ 

gots eache at block 10

check at cm block 2 tag 0 is there

Tag =  $\frac{2}{9}$  4 =  $\frac{2}{9}$ 

gots eache at block 10

check at cm block 2 tag 0 is there

Tag =  $\frac{2}{9}$  7 not

miss

cm block no. = 2 % 4 = 2 -Tag = 2/4 = check at cm block no. 2 tag o is true or not not miss

a) 
$$(243)_{10}$$
  
mm block no = 15  
cm block no = 15 %  $4 = 3$  miss  
 $Tag = 15/41 = 3$  miss

b) 
$$(143)_{10}$$

mm block no =  $\lfloor 143/16 \rfloor = 8$ 

cm block no =  $8\% 4 = 0$ ? hit


Tag =  $8/4 = 2$ 

d) (119) 10  
mm block no = 
$$\left|\frac{119}{16}\right| = 7$$
  
cm block no =  $7^{\circ}/.4 = 3$   
 $7^{\circ}/.4 = 1$  hit



#### **Topic: Problem With Direct Mapping**









#### **Topic: Set Associative Mapping**







if cache => 16 blocks 2-way set ass.

no. of bits for cm set no. = log2 (no. of sets in cache)

cm block no. = (mm block no.)% no. of sets in cache



#### **Topic: Set Associative Mapping**



mm add.

mm block no.	byte no.
Tay cm set no.	byte no.
Toda X	

for each block Tag infoh is maintained.

mm add = 32 bits

Cm size = 128 kbytes

2-way set associative

block size = 32 bytes = 25B

no. of blocks in cm =  $\frac{128 \text{ kB}}{32 \text{ B}} = \frac{2^{17}}{2^{5}} = 2^{12}$ 

no of sets in cm =  $\frac{2^{12}}{2} = 2^{11} \Rightarrow \text{ set no} = 11 bits$ 

Tag | set | byte |

Tag directory Size  $= 2^{12} \times 16 \text{ bits}$ 

#### [NAT]




- #Q. A computer has a 512Kbyte, 4-way set associative, write back data cache with block size of 16 Bytes. The processor sends 34 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit
  - 1. The number of bits in the tag field of an address is 17 bits
  - 2. The size of the cache tag directory is =  $2^{15}*(17+2+1+1)$  lits =  $2^{15}*21$  lits

no. of blocks in cm = 
$$\frac{512 \text{ kB}}{16 \text{ B}} = \frac{2^{19}}{2^{4}} = 2^{15}$$

no of sets in 
$$cm = \frac{2^{15}}{4} = 2^{13} \Rightarrow set no = 13 bits$$



#Q. The width of the physical address on a machine is 36 bits. The width of the tag field in a 256 KB 8-way set associative cache is \_\_21\_\_\_\_ bits?



no. of blocks in cache = 
$$\frac{256KB}{2^{x}B} = 2^{18-x}$$

no. of sets in Cache = 
$$\frac{28-x}{8} = \frac{2}{2^3} = \frac{2}{15-x}$$
  
set no. =  $(5-x)$  bits



#### 2 mins Summary



Topic

**Direct Mapping** 

Topic

Set Associative Mapping

Topic

**Fully Associative Mapping** 





# Happy Learning THANK - YOU