CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Cache Organization



Lecture No.- 03

Recap of Previous Lecture







Topic

Cache Memory

Topic

Average Memory Access Time

Topics to be Covered







Topic Cache Write

Topic


Write Through & Write Back Cache

Topic Write Allocate vs No Write Allocate



Topic: Cache Write or Write Propagation







Topic: Cache Write or Write Propagation



- 1. Write Through
- 2. Write Back





cevite in cm and mm are done Simultaneously.

Advantage:--> consistency for values in cm & mm.


-> Time consuming because irrespective of hit or miss in cache, for write operation mm is accessed.



Topic: Write Back
wite operation performed in cm only and the cache block
is witten back to mon only when it is replaced.

Adv:Time saving as Compared to write through

____ Inconsistency for values an cm & mm.





Topic: Write Allocate vs No Write Allocate



Write Allocate: => Used with while back

The block is loaded on a write miss.

No Write Allocate: => Used with white through

The block is modified in the main memory and not loaded into the cache.

avite through with no unite allocate miss in cache Hit in cache CPU performs write CPU performs content from mm CPU reads in mm and do not write in cache and mm required being missed block and the missed block simultaneously content from is copied from mm to in Cache Cache If a block is replaced from cache then no need to write it back in mm.

curite back with write allocate

Read Miss rect CPV reads content CPU reads from mm and the content missed block is From copied from mm to Cache Cache -If a block is replaced from cache then wite it back to mm if CPU performed write in it.

icil Miss cru performs avrite in cache CPU brings missed block from mm to cache, then in cache the write operation is performed. If a block is replaced from Cache then write it backto mm only if CPU has performed crite in it.



Topic: Tave in Write Through Cache simultaneous access



Effective hit rate of write through cache = Eraction of X hit rate read operations when CPU accessess only cache




- #Q. A system has a write through cache with access time of 100ns and hit ratio of 90%. The main memory access time is 1000ns. The 70% of memory references are for read operations.
- Average memory access time for read operations only = 0.90 * 100 + 0-1 * 100 0
- Average memory access time for write operations only = 1000 n5
- 3. Average memory access time for read-write operations both
- Effective Hit ratio = 0.7 * 0.9 = 0.63 = 0.7 * 0.9 = 0.63

[NAT]



- #Q. Size of data sent to main memory from CPU:
- For write hit, when a write through cache is used? > 1 data size
- For write miss, when a write through cache is used? > 1 data 5ize
- For write hit, when a write back cache is used?

 Nothing
- For write miss, when a write back cache is used? ⇒ Nothing



- For write hit, when a write through cache is used?

 No wife allocate

 For write miss, when a write through cache is used?
- For write hit, when a write back cache is used? > nothing
- For write miss, when a write back cache is used?

Tang for write back: - (Hierarchical access)

Tang read on write = H*tcm + (I-H)(tcm + tbt + write back time)

write back time = d * tht

J = fraction of modified or dirty blocks replaced from cache.

.



#Q. The memory access time is 2 nanosecond for a read operation with a hit in cache, 10 nanoseconds for a read operation with a miss in cache, 4 nanoseconds for a write operation with a hit in cache and 15 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 memory read operations and 60 memory write operations. The cache hit-ratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is?

	Reg	d write	Tang Rend = 0.9 * 2 + 0.1 * 10 = 2.8 ns
			0 - 2 - 5-1 NS
Miss	10	15	Tang write = 0.9 * 4 + 0.1 * 15 = 5.1 ns

fraction of read =
$$\frac{100}{160} = 0.625$$

fraction of cerite = $\frac{60}{160} = 0.375^-$

$$T_{avg} = (0.625 * 2.8) + (0.375 * 5.1)$$

= 3.6625 NS



#Q. The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations; 60 memory operand read operations and 40 memory operand write operations. The cache hitratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is?



#Q. Assume a miss rate of 2% for the instruction cache and of 4% for the data cache, a miss penalty of 100 cycles for all misses, and a frequency of 36% of loads and stores. If the CPI is 2 without memory stalls, determine how much faster the processor runs with a perfect cache that never misses.



2 mins Summary



Topic Cache Write

Topic Write Through & Write Back Cache

Topic Write Allocate vs No Write Allocate





Happy Learning THANK - YOU