## CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

**Cache Organization** 



Lecture No.- 09











Block Replacement

Cache Miss Penalty

Types of Cache Miss


### **Topics to be Covered**










#### [NAT]





2. Tag Directory size? 2 \* 14 bits





4. MUX required? no. = 
$$4 \times 14 = 56$$
  
 $53e = 2^{10}:1 = 1024:1$ 



no. of blocks in cm = 
$$\frac{127 \text{ kB}}{32 \text{ B}}$$

$$= 2^{12}$$

#### [MCQ]



#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of  $\frac{k}{10}$ ns. The hit latency of the set associative organization is  $h_1$  while that of direct mapped is  $h_2$ . The value of  $h_1$  is:

A 2.4 ns

2.3 ns

1.8 ns

D 1.7 ns

z-way 18 log32k-log2  $h_1 = 0 + \frac{18}{10} + 0.6 = 2.4 \text{ ns}$ 2°:1 mux delay not given

#### [MCQ]



#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of  $\frac{k}{10}$ ns. The hit latency of the set associative organization is  $h_1$  while that of direct mapped is  $h_2$ . The value of  $h_2$  is:

A 2.4 ns

**B** 2.3 ns

C 1.8 ns

D 1.7 ns




#### **Topic: Questions on Cache and Array**



- · Cache Size = 16 bytes ? no. of blocks in cache = 16B = 4
- Block size = 4 bytes
- Array in main memory (A) A[20], each element is 1 bytes

=> array sje = 20\*1B = 20B



no of array elements  
in 1 block = 
$$\frac{4B}{1B}$$
  
=  $\frac{4}{3}$ 

CPU access ACOJ => miss

Block of 4 B (4 elements) AGJ, AGJ, AGZJ, AGJ are copied to cache

=> Kit ACIJA => Kit ACZJ => Kit A[3] =) Miss A[4] = Kit ACS) ACEJ rut AC7)

Block of 4 elements A[4]... A[7] copied to


AC8] => miss AC8] => miss AC12) => miss AC12) => miss AC13], AC14], AC15] => hit


A[id) => miss A[id), A[id], A[id] => hit

First time access of array will experience no. of miss = no. of blocks needed to needed to store array in


	Miss	hit
rst array access	5	15
d array access	2	18
ed	2	18

2nd access of array:  $(PV \text{ accesses}) A[0] \Rightarrow \text{Miss}$   $A[1], A[2], A[3] \Rightarrow \text{Hit}$   $A[4], A[15] \Rightarrow \text{Hit}$   $A[6] \Rightarrow \text{miss}$   $A[6] \Rightarrow \text{miss}$  A[7], A[18], A[19] = Hit





8 ppas



no. of overlapping blocks = 11-8 = 3

no of miss for first array access = 11  $\frac{2^{nd}}{11} = 2^{*3} = 6$   $\frac{11}{3} = 2^{*3} = 6$ 



#### **Topic: Questions on Cache and Array**



- · Cache Size = 32 bytes 2 no. of blocks in cm = 32 B = 4 blocks
- Block size = 8 bytes
- Array in main memory int A[22], each element is 2 bytes عمرين المارة على المارة الم
- Direct mapping

  Array is accessed 4 times.

  No of hits & misses?

no.of blocks for array

=\left(\frac{\pmu \mathbb{B}}{8B}\right)

= 6 blocks

no.of overlapping blocks = 6-4
= 2

no of miss for first access = 6  $-11 - 2^{nd} - 11 - 2 \times 2 = 4$   $-11 - 3^{nd} - 11 - 2 \times 2 = 4$   $-11 - 4^{nd} - 11 - 2 \times 2 = 4$  -11 - 18 miss

no. of hits = 88-18 = 70 hits hit retio = 70 = 70.5%

miss ratio = 18 = 20.5%

for 22 elements CPU generates = 22 mem. references for 4 times access = 4 \*22 = 88 -11

Consider a machine with a byte addressable main memory of  $(2^{16})$  bytes. #Q. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 × 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

overlapping blocks = 40-32 = 8

no. of mem. accesses = 2 \* 2500 = 5000

#### [MCQ]



#Q. Which of the following lines of the data cache will be replaced by new blocks in accessing the array for the second time?

blocks

A line 4 to line 11


B line 4 to line 12

line 0 to line 7

line 0 to line 8

<b>—</b>	— 16 ——————————————————————————————————	
Tag	block	byte
5	5	6
	1	1

cm block no = 
$$(00100)_2$$
  
= $(4)_1$ 



#### [NAT]



#Q. A CPU has a 32KB direct mapped cache with 128 byte-block size. Suppose A is two-dimensional array of size 512 × 512 with elements that occupy 8-bytes each. Consider the following two C code segments, P1 and P2.

```
for (i = 0; i < 512; i ++)
      P1:
                                              P2: for (i = 0; i < 512i ++)
 Array
                    for (j = 0 j < 512 j ++)
                                                         for (j = 0 j < 512; j ++)
a ccess
Now wise
                         x += A[i][j];
```

#### NAT



#Q. P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by  $P_1$  be  $M_1$  and that for  $P_2$  be  $M_2$ .

The value of  $M_1$  is:  $A^{ms} = 2^{14}$ 

array size = 
$$512 \times 512 = 2^{18}$$
  
=  $2^{18} \times 8B$   
=  $2^{18} \times 8B$ 

array size = 
$$512 \times 512 = 2^{18}$$
 | no. of blocks to store array =  $\frac{2^{18}}{128B}$  =  $\frac{2^{18} * 8B}{2^{7}}$  =  $\frac{2^{21}}{2^{7}}$  =  $2^{14}$ 

mm AGJGJ ACJ CIJ ACOJEJ A[O][SI]

AGIIJEII)

now-major order of array


for now wise access of array in P1 1 miss per block of array occured

$$m_1 = 2^{14}$$

#### [NAT]



#Q. P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by  $P_1$  be  $M_1$  and that for  $P_2$  be  $M_2$ . The value of  $M_2$  is :  $2^{18}$ 





#### 2 mins Summary



Topic Mapping Hardware

Topic Array Access With Cache

Topic Multilevel Cache





# Happy Learning THANK - YOU