CS & IT ENGINEERING


COMPUTER ORGANIZATION
AND ARCHITECTURE

Cache Organization



Lecture No.- 10

Recap of Previous Lecture







Topic Mapping Hardware

Topic Array Access With Cache

Topics to be Covered











Topic: Goal of Using Cache



ang.


- 1. Minimize Access Time => small cache } => multilevel cache

 2. Maximize Hit Rate => Large cache } => multilevel cache
- 3. Minimize Miss Penalty



Topic: Multilevel Cache







Topic: Average Access Time Multilevel Cache



$$\frac{\text{simultaneous:-}}{\text{tang}} = H_1 * t_1 + (1 - H_1) \left[H_2 * t_2 + (1 - H_2) t_{\text{mm}} \right]$$

$$= \frac{H_1 t_1}{\sqrt{1}} + \frac{(1-H_1)H_2 t_2}{\sqrt{1}} + \frac{(1-H_1)(1-H_2)t_{mm}}{\sqrt{1}}$$

$$\frac{1}{access d}$$

$$\frac{h_1 t_1}{\sqrt{1}} + \frac{(1-H_1)H_2 t_2}{\sqrt{1}} + \frac{(1-H_1)(1-H_2)t_{mm}}{\sqrt{1}}$$

Hierarchical:

$$towg = H_1t_1 + (1-H_1) \left[H_2 * (t_1+t_2) + (1-H_2) (t_1+t_2+t_{mm}) \right]$$
or
$$u + + (1-H_1) H_2 (t_1+t_2) + (1-H_1) (1-H_2) (t_1+t_2+t_{mm})$$

$$= H_1t_1 + (1-H_1)H_2(t_1+t_2) + (1-H_1)(1-H_2)(t_1+t_2+t_{mm})$$
or

$$= t_1 + (1-H_1) \left[t_2 + (1-H_2) t_m \right]$$

[NAT]



#Q. Consider a 3-level memory hierarchy with L1 cache, L2 cache and a main memory. The hit ratios of L1 is 90% and of L2 is 95%. The access times of L1, L2 and main memory are 15s, 60ns and 350ns respectively. The average memory access time is _____ns?

$$t_{avg} = 15 + 6.1 (60 + 0.05 * 350)$$

= 22.75 ns



Topic: Probability of Access



ex:-	H.	11	80	%
	H2	11	90	%

Erobability that CPV gets content	Probability	that	CPU	gets	Content
-----------------------------------	-------------	------	-----	------	---------


from L1

from LZ

from mm

HI

= 0.8








 $(I-H_1)(I-H_2)$ H_1 $(I-H_1)H_2$ Consider a 3-level memory hierarchy with L1 cache, L2 cache and a main #Q. memory. The probability of access of L1 is 95%, of L2 is 4.5% and of main memory is (0.5%). The access times of L1, L2 and main memory are 10ns, 50ns and 400ns respectively. The average memory access time is ns?



Topic: Dual Cache





[NAT]



#Q. The multilevel memory hierarchy is given.



The hit ratio of L1, L2, L3 and main memory are 0.8, 0.9, 0.95 and 1.0 respectively. The access times of respective memories are 10ns, 10ns, 50ns and 500ns. Among total memory references 60% of them are for data.

- 1. Average memory access time for only instructions access⇒25 nS
- Average memory access time for only data access ⇒ 14.5 ns
- 3. Average memory access time \Rightarrow 20.5 ns



#Q. The read access times and the hit ratios for different caches in a memory hierarchy are as given below:

Cache	Read access time (in nanoseconds)	Hit Ratio
I-cache	2	0.8
D=cache	2	0.9
L2-cache	8	0.9

The read access time of main memory in 90nanoseconds. Assume that the caches use the referred-word-first read policy and the write-back policy. Assume that all the caches are direct mapped caches. Assume that the dirty bit is always 0 for all the blocks in the caches. In execution of a program, 60% of memory reads are for instruction fetch and 40% are for memory operand fetch. The average read access time in nanoseconds (up to 2 decimal places) is ______?



- Consider a program execution which has 36% instructions for load and #Q. store. The CPI without memory stalls is 2. The program experiences 2% miss for instruction cache and 4% miss for data cache. The cache miss penalty is 200 cycles.
- -> cache with 0 miss CPI with memory stalls 8.88
- Performance gain (speed up) of perfect cache as compared to cache with stalls

$$=\frac{8.88}{2}=4.44$$

extra cycles (stalls) for inst^h access = 1 * 0.02 * 200 = 4 cycles extra cycles (stalls) for Lata access = 0.36 * 0.04 * 200 = 2.88 cycles

with stalls CPI = 2 + 4 + 2.88 = 8.88



Topic: Cache Inclusion Policy



ef a mon block is present in L1 then it should be present in L2 also on not.




Topic: Inclusion Policy




All the content of L1 must be present in L2 also.

L2 is inclusive of L1

5ize of 11 < (size of 12)



values in block in L1 and 12 may be different.



Same then policy is called as Value inclusion policy



Topic : Inclusion Policy

for read access




1. Hit in L1
Read content from L1

- 2. Miss in L1 & Hit in L2

 Reads content from L2. Copies missed block from L2 to L1.

 If a block is evicted from L1 then there is no any role of L2.
- 3. Miss in L1 & Miss in L2
 Reads content from mm. copies missed block from mm to L2, then from L2.

 to L1. If a block is evicted from L1 then there is no any role of L2.





Topic: Exclusion Policy



Content of 11 is not present in 12 or

Lz is not inclusive of 11.

[12] is victim cache here, as it always holds only removed blocks of L1.

size of L1 le size of L2 are independent.



Topic: Exclusion Policy for read access



1. Hit in L1 CPU reeds Content from L1

- 2. Miss in L1 & Hit in L2 reads content from 12. Move (remove from L2) the missed block from L2 to L1. If a block is exicted from L1, then move it to L2.
- 3. Miss in L1 & Miss in L2 reads content from mm. Copy the missed block from mm to 21.

 If a block is existed from 21, then move it to L2.



2 mins Summary



Topic Multilevel Cache

Topic Dual Cache

Topic Cache Inclusion Policies





Happy Learning THANK - YOU