

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Cache Organization

Lecture No.- 09

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Block Replacement

Topic

Cache Miss Penalty

Topic

Types of Cache Miss

Topics to be Covered



Topic

Mapping Hardware

Topic

Array Access With Cache


Topic

Multilevel Cache

[NAT]



#Q. Cache Size = 128KB
Block size = 32 bytes
Main memory address = 29-bits
4-way set associative cache



$$\begin{aligned} & \leftarrow \log 128k - \log 4 \rightarrow \\ & = 17 - 2 \\ & = 15 \end{aligned}$$


$$\begin{aligned} \text{no. of blocks in cm} &= \frac{128 \text{ KB}}{32 \text{ B}} \\ &= 2^{12} \end{aligned}$$

1. Tag size? 14 bits
2. Tag Directory size? $2^{12} * 14 \text{ bits}$
3. Comparator required? 4 comparators \Rightarrow 14-bit comparator
4. MUX required? no. = $4 * 14 = 56$
size = $2^{10} : 1 = 1024 : 1$

#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of $\frac{k}{10}$ ns. The hit latency of the set associative organization is h_1 while that of direct mapped is h_2 .

The value of h_1 is:


- ☒ **A** 2.4 ns
- ☐ **B** 2.3 ns
- ☐ **C** 1.8 ns
- ☐ **D** 1.7 ns



$$\begin{aligned} &\leftarrow \log 32k - \log 2 \rightarrow \\ &\quad 15 - 1 \\ &\quad 14 \end{aligned}$$

$$h_1 = 0 + \frac{18}{10} + 0.6 = 2.4 \text{ ns}$$

↑
2⁹:1 mux delay
not given



$$\leftarrow \log 32k = 15 \text{ bits} \rightarrow$$

$$h_2 = 0 + \frac{17}{10} = 1.7 \text{ ns}$$

↑
2¹⁰:1 mux delay
not given

#Q. Consider two cache organizations. First one is 32 KB 2-way set associative with 32-bytes block size, the second is of same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has latency of $\frac{k}{10}$ ns. The hit latency of the set associative organization is h_1 while that of direct mapped is h_2 .

The value of h_2 is:


- A** 2.4 ns
- B** 2.3 ns
- C** 1.8 ns
- D** ✓ 1.7 ns



Topic : Questions on Cache and Array

- Cache Size = 16 bytes
 - Block size = 4 bytes
 - Array in main memory ~~is~~ A[20], each element is 1 byte
- \Rightarrow no. of blocks in cache = $\frac{16B}{4B} = 4$
- \Rightarrow array size = $20 * 1B = 20B$

• Direct Mapped



no. of array elements
in 1 block = $\frac{4B}{1B}$
= 4

blocks in array = $\frac{20B}{4B}$
= 5 blocks

CPU access $A[0] \Rightarrow \text{miss}$

Block of 4 B (4 elements)

$A[0], A[1], A[2], A[3]$
are copied to cache

_____ || _____ $A[1] \Rightarrow \text{hit}$

_____ || _____ $A[2] \Rightarrow \text{hit}$

_____ || _____ $A[3] \Rightarrow \text{hit}$

_____ || _____ $A[4] \Rightarrow \text{Miss}$

$A[5] \Rightarrow \text{hit}$

$A[6] \Rightarrow \text{hit}$

$A[7] \Rightarrow \text{hit}$

Block of 4 elements $A[4] \dots A[7]$ copied to cache

$A[8] \Rightarrow \text{miss}$

$A[9], A[10], A[11] \Rightarrow \text{hit}$

$A[12] \Rightarrow \text{miss}$

$A[13], A[14], A[15] \Rightarrow \text{hit}$

$A[16] \Rightarrow \text{miss}$

$A[17], A[18], A[19] \Rightarrow \text{hit}$

First time access of array will
experience no. of miss = no. of blocks
needed to store array in
mm

	Miss	hit
first array access	5	15
2 nd array access	2	18
3 rd ————	2	18
	⋮	⋮

2nd access of array :-



cpu accesses $A[0] \Rightarrow \text{Miss}$

$A[1], A[2], A[3] \Rightarrow \text{hit}$

$A[4] \dots A[15] \Rightarrow \text{hit}$

$A[16] \Rightarrow \text{miss}$

$A[17], A[18], A[19] = \text{hit}$





no. of miss for 1st access
= no. of blocks in array
= 5

$$\begin{aligned}\text{no. of overlapping blocks} &= 5 - 4 \\ &= 1\end{aligned}$$

$$\begin{aligned}\text{no. of miss for 2nd access} &= 2 * \text{no. of overlapping blocks} \\ &= 2 * 1 \\ &= 2\end{aligned}$$

ex:-



$$\begin{aligned} \text{no. of overlapping blocks} \\ = 11 - 8 = 3 \end{aligned}$$

no. of miss for first array access = 11

$$\text{---} || \text{---} \quad 2^{\text{nd}} \quad \text{---} || \text{---} = 2 * 3 = 6$$

$$\text{---} || \text{---} \quad 3^{\text{rd}} \quad \text{---} || \text{---} = 2 * 3 = 6$$

⋮

;



Topic : Questions on Cache and Array

- Cache Size = 32 bytes
- Block size = 8 bytes
- Array in main memory int A[22], each element is 2 bytes \Rightarrow array size = $22 \times 2 = 44 \text{ B}$

- Direct mapping
- Array is accessed 4 times.
- No. of hits & misses?

cm



no. of blocks for array

$$= \left\lceil \frac{44 \text{ B}}{8 \text{ B}} \right\rceil$$

$$= 6 \text{ blocks}$$

$$\text{no. of overlapping blocks} = 6 - 4 = 2$$

no. of miss for first access = 6

$$\text{---}||\text{---} \quad 2^{\text{nd}} \text{---}||\text{---} = 2 * 2 = 4$$

$$\text{---}||\text{---} \quad 3^{\text{rd}} \text{---}||\text{---} = 2 * 2 = 4$$

$$\text{---}||\text{---} \quad 4^{\text{th}} \text{---}||\text{---} = 2 * 2 = 4$$

18 miss

for 22 elements CPU generates = 22 mem. references

$$\text{for 4 times access} = 4 * 22 = 88 \quad \text{---}||\text{---}$$

$$\begin{aligned} \text{no. of hits} &= 88 - 18 \\ &= 70 \text{ hits} \end{aligned}$$

$$\begin{aligned} \text{hit ratio} \\ &= \frac{70}{88} = 79.5\% \end{aligned}$$

$$\text{miss ratio} = \frac{18}{88} = 20.5\%$$

[NAT]



#Q. Consider a machine with a byte addressable main memory of 2^{16} bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50×50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

How many data cache misses will occur in total?

$$\text{array size} = 50 \times 50 = 2500 \text{ elements} \\ = 2500 \text{ Bytes}$$

$$\text{no. of blocks for array} = \left\lceil \frac{2500 \text{ B}}{64 \text{ B}} \right\rceil \\ = 40 \text{ blocks}$$

blocks

mm addr = 16 bits

$$\text{overlapping blocks} = 40 - 32 = 8$$

$$\text{no. of miss for first access} = 40$$



$$\begin{array}{r} \text{--- 11 --- } 2^{\text{nd}} \text{ --- 11 ---} = 2 * 8 = 16 \\ \hline \text{Total} = 56 \text{ miss} \end{array}$$

$$\text{no. of mem. accesses} = 2 * 2500 = 5000$$

$$\begin{aligned} \text{hits} &= 5000 - 56 \\ &= 4944 \end{aligned}$$

#Q. Which of the following lines of the data cache will be replaced by new blocks in accessing the array for the second time?

- A** line 4 to line 11
- B** line 4 to line 12
- C** line 0 to line 7
- D** line 0 to line 8



#Q. A CPU has a 32KB direct mapped cache with 128 byte-block size. Suppose A is two-dimensional array of size 512×512 with elements that occupy 8-bytes each. Consider the following two C code segments, P1 and P2.

P1: for (i = 0 ; i < 512 ; i ++)

P2: for (i = 0 ; i < 512 i ++)

Array
access
row wise

```
{  
    for ( j = 0 j < 512 j ++)  
    {  
        x += A[i][j] ;  
    }  
}
```

```
{  
    for ( j = 0 j < 512 ; j ++)  
    {  
        x += A[j] [i];  
    }  
}
```

Column wise
access


#Q. P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by P₁ be M₁ and that for P₂ be M₂.

The value of M₁ is: *Ans = 2¹⁴*

$$\text{no. of blocks in cache} = \frac{32 \text{ kB}}{128 \text{ B}} = 2^8 = 256$$

$$\begin{aligned} \text{array size} &= 512 \times 512 = 2^{18} \\ &= 2^{18} * 8 \text{ B} \\ &= 2^{21} \text{ B} \end{aligned}$$

$$\begin{aligned} \text{no. of blocks to store array} &= \frac{2^{21} \text{ B}}{128 \text{ B}} \\ &= \frac{2^{21}}{2^7} = 2^{14} \end{aligned}$$



row-major order of array


for row wise access of array in P1,
1 miss per block of array occurred

$$m_1 = 2^{14}$$

#Q. P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by P₁ be M₁ and that for P₂ be M₂.

The value of M₂ is : 2^{18}

$$\text{no. of elements per block} = \frac{128 \text{ B}}{8 \text{ B}} = 16$$



cpu accesses

- $A[0][0] \Rightarrow \text{miss}$
- $A[1][0] \Rightarrow \text{miss}$
- $A[2][0] \Rightarrow \text{miss}$
- $A[3][0]$
- \vdots
- $A[511][0]$
- $A[511][511]$

Cache can store only 256 blocks & after sometime these blocks will be replaced without any hit.

no. of miss = no. of elements
 $= 2^{18}$



2 mins Summary



Topic

Mapping Hardware

Topic

Array Access With Cache

Topic

Multilevel Cache



Happy Learning

THANK - YOU