



N-channel 60 V, 1.2 m Ω typ., 120 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Order code	V _{DS}	R _{DS(on)} max.	l _D
STL220N6F7	60 V	1.4 mΩ	120 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STL220N6F7

Product summary		
Order code STL220N6F7		
Marking	220N6F7	
Package	PowerFLAT 5x6	
Packing	Tape and reel	



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	А
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	А
I _{DM} ⁽²⁾ ⁽¹⁾	Drain current (pulsed)	480	А
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	40	А
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	28.5	А
I _{DM} ⁽²⁾ ⁽³⁾	Drain current (pulsed)		А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 ^{\circ}\text{C}$, $I_{AS} = 20 \text{A}$)	900	mJ
P _{TOT} (1)	Total power dissipation at T _C = 25 °C		W
P _{TOT} (3)	Total power dissipation at T _{pcb} = 25 °C		W
Tj	Operating junction temperature range	-55 to 175	°C
')	Storage temperature range	-55 to 175	

- 1. This value is rated according to R_{thj-c} .
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to R_{thj-pcb}.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	0.8	°C/W

1. When mounted on FR-4 board of 1 inch², 20z Cu, t < 10 s.

DS10089 - Rev 6 page 2/16



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	60			V
1	Zero gate voltage	V _{GS} = 0 V			4	
I _{DSS}	drain current	V _{DS} = 60 V			 	μA
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 20 A		1.2	1.4	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	6500	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz, } V_{GS} = 0 \text{ V}$	-	3200	-	pF
C _{rss}	Reverse transfer capacitance			230	-	pF
Qg	Total gate charge	V _{DD} = 30 V, I _D = 40 A,	-	98	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 13. Test	-	38	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior)	-	28	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 30 V, I_D = 20 A, R_G = 4.7 Ω , V_{GS} = 10 V (see and Figure 17. Switching time waveform)	-	41	-	ns
t _r	Rise time		-	45	-	ns
t _{d(off)}	Turn-off delay time		-	68	-	ns
t _f	Fall time		-	35	-	ns

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} (1)	Forward on voltage	I _{SD} = 40 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _D = 40 A, di/dt = 100 A/μs	-	69		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 48 V (see Figure 14. Test circuit	-	103		nC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times)	-	3		Α

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS10089 - Rev 6 page 3/16



2.1 Electrical characteristics (curves)









Figure 3. Output characteristics GIPG170320171136OCH I_D (A)V_{GS} =7, 8, 9, 10 V 120 100 80 V_{GS} =6 V 60 40 V_{GS} =5 V 20 8 2 6 $\vec{V}_{DS}(V)$







DS10089 - Rev 6 page 4/16








Figure 9. Normalized on-resistance vs temperature $R_{DS(on)}$ GIPG170320171135RON (norm.) $V_{GS} = 10 \text{ V}$ 1.6 1.2 8.0 0.4 0.0L -75 75 125 175 T_j (°C) -25 25





DS10089 - Rev 6 page 5/16




3 Test circuits


Figure 12. Test circuit for resistive load switching times


AM01468v1

Figure 14. Test circuit for inductive load switching and diode recovery times

AM01470v1







DS10089 - Rev 6 page 6/16




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 type B package information

Figure 18. PowerFLAT 5x6 type B package outline



DS10089 - Rev 6 page 7/16



Table 7. PowerFLAT 5x6 type B mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D	4.80		5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS10089 - Rev 6 page 8/16






Figure 19. PowerFLAT 5x6 recommended footprint (dimensions are in mm)

Footprint_8472137_typeB rev5

DS10089 - Rev 6 page 9/16



4.2 PowerFLAT 5x6 type C package information

5 [7 E2 D2 E3 Bottom view D5(x4) b(x8) e(x6) D4 Side view **A1** Top view

Figure 20. PowerFLAT 5x6 type C package outline

8231817_typeC_Rev23

DS10089 - Rev 6 page 10/16



Table 8. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.80		1.00
A1			0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS10089 - Rev 6 page 11/16



0.65 (x4) -1.27 -3.81

Figure 21. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_23

DS10089 - Rev 6 page 12/16



4.3 PowerFLAT 5x6 packing information

Figure 22. PowerFLAT 5x6 tape (dimensions are in mm)



Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12.00 +/- 0.3


- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 23. PowerFLAT 5x6 package orientation in carrier tape

Pin 1 identification



DS10089 - Rev 6 page 13/16



PART NO.

R25.00

R25.

Figure 24. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS10089 - Rev 6 page 14/16



Revision history

Table 9. Document revision history

Date	Revision	Changes
13-Jun-2014	1	First release.
22-Sep-2014	2	Updated title, features and description in cover page. Updated Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode". Added Section 3: "Electrical characteristics (curves)".
14-Jan-2015	3	Document status promoted from preliminary to production data.
02-May-2017	4	Modified title and features table on cover page. Modified Table 1. Absolute maximum ratings, Table 3. On /off states, Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode. Modified Section 2.1 Electrical characteristics (curves). Minor text changes.
20-Sep-2022	5	Inserted Section 4.1 PowerFLAT 5x6 type B package information. Minor text changes.
15-Mar-2023	6	Updated Section 4.2 PowerFLAT 5x6 type C package information.

DS10089 - Rev 6 page 15/16



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS10089 - Rev 6 page 16/16